- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373969 > AD9853 (Analog Devices, Inc.) Programmable Digital QPSK/16-QAM Modulator(可編程數(shù)字的四相移鍵控/16-正交幅度調(diào)制的調(diào)節(jié)器) PDF資料下載
參數(shù)資料
| 型號： | AD9853 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Programmable Digital QPSK/16-QAM Modulator(可編程數(shù)字的四相移鍵控/16-正交幅度調(diào)制的調(diào)節(jié)器) |
| 中文描述： | 可編程數(shù)字QPSK/16-QAM調(diào)制器（可編程數(shù)字的四相移鍵控/ 16 -正交幅度調(diào)制的調(diào)節(jié)器） |
| 文件頁數(shù)： | 2/31頁 |
| 文件大?。?/td> | 339K |
| 代理商： | AD9853 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
–2–
REV. A
AD9853–SPECIFICATIONS
Parameter
Temp
Test Level
Min
Typ
Max
Units
REF CLOCK INPUT CHARACTERISTICS
Frequency Range
6
×
REFCLK Disabled (+3.3 V Supply)
6
×
REFCLK Enabled (+3.3 V Supply)
6
×
REFCLK Disabled (+5 V Supply)
6
×
REFCLK Enabled (+5 V Supply)
Duty Cycle
Input Capacitance
Input Impedance
Full
Full
Full
Full
+25
°
C
+25
°
C
+25
°
C
IV
IV
IV
IV
IV
V
V
42
7
108
18
40
126
21
168
28
60
MHz
MHz
MHz
MHz
%
pF
M
3
100
DAC OUTPUT CHARACTERISTICS
Resolution
Full-Scale Output Current
Gain Error
Output Offset
Output Offset Temperature Coefficient
Differential Nonlinearity
Integral Nonlinearity
Output Capacitance
Phase Noise @ 1 kHz Offset, 40 MHz A
OUT
6
×
REFCLK Enabled
6
×
REFCLK Disabled
Voltage Compliance Range
Wideband SFDR (Single Tone):
1 MHz A
OUT
20 MHz A
OUT
42 MHz A
65 MHz A
OUT
MODULATOR CHARACTERISTICS
I/Q Offset
Adjacent Channel Power
Error Vector Magnitude
In-Band Spurious Emission
5 MHz–42 MHz A
OUT
5 MHz–65 MHz A
OUT1
Passband Amplitude Ripple
10
10
Bits
mA
% FS
μ
A
nA/
°
C
LSB
LSB
pF
+25
°
C
+25
°
C
+25
°
C
Full
+25
°
C
+25
°
C
+25
°
C
IV
I
I
V
I
I
V
5
–10
20
+10
10
50
0.5
0.5
5
0.75
1.5
+25
°
C
+25
°
C
+25
°
C
V
V
I
–100
–110
dBc
dBc
V
–0.5
+1.5
+25
°
C
+25
°
C
+25
°
C
+25
°
C
IV
IV
IV
IV
62
52
48
42
68
54
50
44
dBc
dBc
dBc
dBc
+25
°
C
+25
°
C
+25
°
C
IV
IV
IV
48
44
dB
dBm
%
1
2
+25
°
C
+25
°
C
+25
°
C
IV
IV
V
42
40
±
0.3
dBc
dBc
dB
TIMING CHARACTERISTICS
Serial Control Bus
Maximum Frequency
Minimum Clock Pulsewidth Low (t
PWL
)
Minimum Clock Pulsewidth High (t
PWH
)
Maximum Clock Rise/Fall Time
Minimum Data Setup Time (t
DS
)
Minimum Data Hold Time (t
DH
)
Minimum Clock Setup—Stop Condition (t
CS
)
Minimum Clock Hold—Start Condition (t
CH
)
RESET
Minimum T
X
ENABLE Low to RESET Low (t
TR
)
Minimum RESET High to Start Condition (t
RH
)
FEC ENABLE
Minimum FEC ENABLE/DISABLE to T
X
ENABLE High (t
FH
)
Minimum FEC ENABLE/DISABLE to T
X
ENABLE Low (t
FL
)
Full
Full
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
IV
IV
25
MHz
ns
ns
ns
ns
ns
ns
ns
10
10
100
10
10
10
10
Full
Full
IV
IV
10
10
ns
ns
Full
Full
IV
IV
0
0
ns
ns
(V
S
= +3.3 V
6
5%, R
SET
= 3.9 k
V
, Reference Clock Frequency = 20.48 MHz with
6
3
REFCLK Enabled, Symbol Rate = 2.56 MS/s,
a
= 0.25, unless otherwise noted)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9854 | CMOS 300MHz Quadrature Complete-DDS |
| AD9858TLPCB | 1 GSPS Direct Digital Synthesizer |
| AD9858BSV | 1 GSPS Direct Digital Synthesizer |
| AD9858PCB | 1 GSPS Direct Digital Synthesizer |
| AD9858 | 1 GSPS Direct Digital Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9853-45PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853-65PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853AS | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9854 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MHz Quadrature Complete-DDS |
| AD9854/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For IC Digital Synthesizer Single 制造商:Analog Devices 功能描述:Direct Digital Synthesizer IC (DDS) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。