- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373968 > AD9831AST (ANALOG DEVICES INC) CMOS Complete DDS PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9831AST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號(hào)處理外設(shè) |
| 英文描述： | CMOS Complete DDS |
| 中文描述： | 16-BIT, DSP-NUM CONTROLLED OSCILLATOR, PQFP48 |
| 封裝： | TQFP-48 |
| 文件頁(yè)數(shù)： | 11/16頁(yè) |
| 文件大小： | 172K |
| 代理商： | AD9831AST |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD9831
–11–
REV. A
MCLK cycle introduced otherwise. When these inputs change
value, there will be a pipeline delay before control is transferred
to the selected register—there will be a pipeline delay before the
analog output is controlled by the selected register. T here is a
similar delay when a new word is written to a register. PSEL0,
PSEL1, FSELECT and
WR
have latencies of six MCLK cycles.
T he flow chart in Figure 22 shows the operating routine for the
AD9831. When the AD9831 is powered up, the part should be
reset using
RESET
. T his will reset the phase accumulator to
zero so that the analog output is at midscale.
RESET
does not
reset the phase and frequency registers. T hese registers will
contain invalid data and, therefore, should be set to zero by the
user.
T he registers to be used should be loaded, the analog output
being f
MCLK
/2
32
×
FREG where FREG is the value loaded into
the selected frequency register. T his signal will be phase shifted
by the amount specified in the selected phase register (2
π
/4096
×
PHASEREG where PHASEREG is the value contained in the
selected phase register). When FSELECT , PSEL0 and PSEL1
are programmed, there will be a pipeline delay of approximately
6 MCLK cycles before the analog output reacts to the change
on these inputs.
DATA WRITE
FREG<0, 1> = 0
PHASEREG<0, 1, 2, 3> = 0
DATA WRITE
FREG<0> = f
OUT0
/f
MCLK
*2
32
FREG<1> = f
OUT1
/f
MCLK
*2
32
PHASEREG<3:0> = DELTA PHASE<0, 1, 2, 3>
SELECT DATA SOURCES
SET FSELECT
SET PSEL0, PSEL1
DAC OUTPUT
V
OUT
= V
REFIN
*6.25*R
OUT
/R
SET*
(1 + SIN(2
π
(FREG*f
MCLK
*t/2
32
+ PHASEREG/2
12
)))
WAIT 6 MCLK CYCLES
CHANGE PHASE
CHANGE F
OUT
CHANGE FREG
YES
CHANGE PHASEREG
CHANGE PSEL0, PSEL1
YES
NO
NO
YES
NO
YES
NO
RESET
CHANGE FSELECT
Figure 22. Flow Chart for AD9831 Initialization and Operation
DSP and MPU Interfacing
T he AD9831 has a parallel interface, with 16 bits of data being
loaded during each write cycle.
T he frequency or phase registers are loaded by asserting the
WR
signal. T he destination register for the 16 bit data is selected
using the address inputs A0, A1 and A2. T he phase registers
are 12 bits wide so, only the 12 LSBs need to be valid—the
4 MSBs of the 16 bit word do not have to contain valid data.
Data is loaded into the AD9831 by pulsing
WR
low, the data
being latched into the AD9831 on the rising edge of
WR
. T he
values of inputs A0, A1 and A2 are also latched into the
AD9831 on the
WR
rising edge. T he appropriate destination
register is updated on the next MCLK rising edge. If the
WR
rising edge coincides with the MCLK rising edge, there is an
uncertainty of one MCLK cycle regarding the loading of the
destination register—the destination register may be loaded
immediately or the destination register may be updated on the
next MCLK rising edge. T o avoid any uncertainty, the times
listed in the specifications should be complied with.
FSELECT , PSEL0 and PSEL1 are sampled on the MCLK
rising edge. Again, these inputs should be valid when an
MCLK rising edge occurs as there will be an uncertainty of one
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9832 | CMOS Complete DDS |
| AD9832BRU | CMOS Complete DDS |
| AD9833 | +2.5 V to +5.5 V, 25 MHz Low Power CMOS Complete DDS |
| AD9833BRM | +2.5 V to +5.5 V, 25 MHz Low Power CMOS Complete DDS |
| AD9834 | Low Power, +2.3 V to +5.5 V, 50 MHz Complete DDS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9831AST-REEL | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 25MHz 1-DAC 10-Bit Parallel 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:25 MHZ +5V/+3V, 10-BIT DDS DAC I.C. - Tape and Reel |
| AD9831ASTZ | 功能描述:IC DDS 10BIT 25MHZ CMOS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9831ASTZKL1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9831ASTZ-REEL | 功能描述:IC DDS 10BIT 25MHZ CMOS 48TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9832 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS Complete DDS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。