- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11674 > AD9824KCPZ (Analog Devices Inc)IC CCD SIGNAL PROC 14BIT 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9824KCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD SIGNAL PROC 14BIT 48LFCSP |
| 標準包裝： | 1 |
| 類型： | CCD 信號處理器，14 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 776 (CN2011-ZH PDF) |
REV. 0
AD9824
–7–
DEFINITIONS OF SPECIFICATIONS
Differential Nonlinearity (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Thus, every code
must have a nite width. No missing codes guaranteed to 14-bit
resolution indicates that all 16,384 codes, respectively, must
be present over all operating conditions.
Peak Nonlinearity
Peak nonlinearity, a full signal chain specication, refers to the
peak deviation of the output of the AD9824 from a true straight
line. The point used as “zero scale” occurs 1/2 LSB before the
rst code transition. “Positive full scale” is dened as a Level 1,
1/2 LSB beyond the last code transition. The deviation is measured
from the middle of each particular output code to the true straight
line. The error is then expressed as a percentage of the 2 V ADC
full-scale signal. The input signal is always appropriately gained up
to ll the ADC’s full-scale range.
Total Output Noise
The rms output noise is measured using histogram techniques.
The standard deviation of the ADC output codes is calculated
in LSB and represents the rms noise level of the total signal
chain at the specied gain setting. The output noise can be
converted to an equivalent voltage using the relationship
1 LSB = (ADC Full Scale/2
N codes) where N is the bit resolution
of the ADC. For the AD9824, 1 LSB is 125
V.
Power Supply Rejection (PSR)
The PSR is measured with a step change applied to the supply
pins. This represents a high frequency disturbance on the
AD9824’s power supply. The PSR specication is calculated
from the change in the data outputs for a given step change in
the supply voltage.
Internal Delay for SHP/SHD
The internal delay (also called aperture delay) is the time delay
that occurs from when a sampling edge is applied to the AD9824
until the actual sample of the input signal is held. Both SHP and
SHD sample the input signal during the transition from low to
high, so the internal delay is measured from each clock’s rising
edge to the instant the actual internal sample is taken.
EQUIVALENT INPUT CIRCUITS
330
DVDD
DVSS
Figure 1. Digital Inputs—SHP, SHD, DATACLK, CLPOB,
CLPDM, HD, VD, PBLK, SCK, and SL
DVDD
DVSS
DRVSS
DRVDD
THREE-
STATE
DATA
DOUT
Figure 2. Data Outputs—D0–D13
ACVDD
ACVSS
Figure 3. CCDIN (Pin 30)
330
DVDD
DVSS
DVDD
DVSS
DATA IN
RNW
DATA OUT
Figure 4. SDATA (Pin 45)
相關PDF資料 |
PDF描述 |
|---|---|
| AD9979BCPZ | IC PROCESSOR CCD 14BIT 48-LFCSP |
| AD694BRZ | IC TRANSMITTER 4-20MA 16-SOIC |
| LTK001ACN8#PBF | IC THERMOCOUPL COMP& KIT 8DIP |
| AD693AQ | IC TRANSMITTER 4-20MA 20-CDIP |
| VE-J3K-IY-F3 | CONVERTER MOD DC/DC 40V 50W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9824KCPZ | 制造商:Analog Devices 功能描述:IC SEMICONDUCTOR ((NS)) |
| AD9824KCPZRL | 功能描述:IC CCD SIGNAL PROC 14BIT 48LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9826 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 16-Bit Imaging Signal Processor |
| AD9826_12 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 16-Bit Imaging Signal Processor |
| AD9826-EB | 制造商:Analog Devices 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。