- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9781BCPZ (Analog Devices Inc)IC DAC 14BT 500MSPS LVDS 72LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9781BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BT 500MSPS LVDS 72LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 315mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 72-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 72-LFCSP |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 4 電流，單極；4 電流，雙極 |
| 采樣率（每秒）： | 600M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD9780/AD9781/AD9783
Rev. B | Page 27 of 32
06936-
076
CH1 100mV
A CH1
58mV
1
125ps/DIV 2.12ns
20GSPS IT 2.5ps/PT
V1: 296mV
V2: –228mV
ΔV: –524mV
Figure 58. Eye Diagram of Data Source Used in Building the 500 MHz Timing
Data Array of Table 14
Over temperature, the valid sampling window shifts. Therefore,
when attempting operation of the device over 500 MHz, the
timing must be optimized again whenever the device undergoes
a temperature change of more than 20oC. Another consideration
in the timing of the digital data port is the propagation delay
variation from the clock output (DCOP/DCON) to the clock
input. If this varies significantly over time (more than 25% of
SET or HLD) due to temperature changes or other effects,
repeat this timing calibration procedure.
At sample rates of ≤400 MSPS, the interface timing margin is
sufficient to allow for a simplified procedure. In this case, the
SEEK bit can be recorded as SMP is swept through the range
from 0 to 31. The center of the first valid sampling window can
then be chosen as the optimal value of SMP. Using the 400 MHz
case from Table 14 as an example, the first valid sampling
window occurs for SMP values of 7 to 13. The center of this
window is 10, so 10 can be used as the optimal SMP value.
BIST OPERATION
The BIST feature in the AD9780/AD9781/AD9783 is a simple
type adder and is a user synchronizable BIST feature. In
Register 0x1A, write 0x20 then 0x00 to clear the BIST registers
while writing zeros to the data bits for at least eight clock cycles
to propagate to the BIST signature module. Then enable BIST
by writing 0x80 to Register 0x1A. Next, begin writing a known
set of vectors to the data inputs. Proceed by writing zeros into
the bits after the vectors while the BIST read is being performed.
Perform a BIST read by writing 0xC0 to Register 0x1A to
receive the unique sum of rising edge data in Register 0x1B
and Register 0x1C and a unique sum of falling edge data in
Register 0x1D and Register 0x1E. These register contents
should always give the same values for the same vectors
each time they are sent.
DRIVING THE CLK INPUT
The CLK input requires a low jitter differential drive signal. It is
a PMOS input differential pair powered from the 1.8 V supply;
therefore, it is important to maintain the specified 400 mV
input common-mode voltage. Each input pin can safely swing
from 200 mV p-p to 1 V p-p about the 400 mV common-mode
voltage. CLK can be driven by an offset ac-coupled signal, as
shown in Figure 59.
P_IN
CLKP
50
0.1F
N_IN
CLKN
VCM = 400mV
06936-
056
Figure 59. DAC CLK Drive Circuit
If a clean sine clock is available, it can be transformer-coupled
to CLKP and CLKN as shown in Figure 60. Use of a CMOS or
TTL clock is also acceptable for lower sample rates. It can then
be ac-coupled, as described in this section. Alternatively, it can
be transformer-coupled and clamped, as shown in Figure 60.
50
TTL OR CMOS
CLK INPUT
CLKP
CLKN
VCM = 400mV
BAV99ZXCT
HIGH SPEED
DUAL DIODE
0.1F
06936-
057
Figure 60. TTL or CMOS DAC CLK Drive Circuit
A simple bias network for generating the 400 mV common-
mode voltage is shown in Figure 61. It is important to use
CVDD18 and CGND for the clock bias circuit. Any noise or
other signal coupled onto the clock is multiplied by the DAC
digital input signal and can degrade the DAC’s performance.
0.1F
1nF
VCM = 400mV
CVDD18
CGND
1k
287
1nF
06936-
058
Figure 61. DAC CLK VCM Generator Circuit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9877ABSZ | IC PROCESSOR FRONT END 100MQFP |
| AD9878BSTZ | IC FRONT-END MIXED-SGNL 100-LQFP |
| AD9879BSZ | IC PROCESSOR FRONT END 100MQFP |
| AD9901KQ | IC PHASE/FREQ DISCRIMR 14-CDIP |
| AD9920ABBCZRL | IC PROCESSOR CCD 12BIT 105CSPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9781BCPZRL | 功能描述:IC DAC 14BT 600MSPS LVDS 72LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9781-EBZ | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9781 DGTL-TO-ANLG CNVRTR - Bulk |
| AD9782 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 200 MSPS/500 MSPS TxDAC+ with 2 x /4 x /8 x Interpolation and Signal Processing |
| AD9783 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit, LVDS Interface, 500 MSPS DACs |
| AD9783BCPZ | 功能描述:IC DAC 16BT 500MSPS LVDS 72LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。