- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10068 > AD977AAR (Analog Devices Inc)IC ADC 16BIT 200KSPS 20-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD977AAR |
| 廠(chǎng)商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 15/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 200KSPS 20-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 100mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC W |
| 包裝： | 管件 |
| 輸入數(shù)目和類(lèi)型： | 3 個(gè)單端，單極；3 個(gè)單端，雙極 |
| 配用： | EVAL-AD977CB-ND - BOARD EVAL FOR AD977 EVAL-AD977ACB-ND - BOARD EVAL FOR AD977A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD977/AD977A
–22–
REV. D
DATA
NULL BIT
DEVICE DATA #1
DEVICE
DATA #2
15
0
15
DCLK
R/
C
BUSY
Figure 28. TAG Timing Diagram for Two Concatenated
AD977/AD977As
POWER-DOWN FEATURE
The AD977/AD977A has analog and reference power-down
capability through the PWRD pin. When the PWRD pin is
taken high, the power consumption drops from a maximum
value of 100 mW to a typical value of 50
W. When in the
power-down mode the previous conversion results are still avail-
able in the internal registers and can be read out providing it has
not already been shifted out.
When used with an external reference, connected to the REF
pin and a 2.2
F capacitor, connected to the CAP pin, the
power up recovery time is typically 1 ms. This typical value of
1 ms for recovery time depends on how much charge has decayed
from the external 2.2
F capacitor on the CAP pin and assumes
that it has decayed to zero. The 1 ms recovery time has been
specified such that settling to 16-bits has been achieved.
When used with the internal reference, the dominant time con-
stant for power-up recovery is determined by the external
capacitor on the REF pin and the internal 4K impedance seen
at that pin. An external 2.2
F capacitor is recommended for the
REF pin.
CONSIDERATIONS WHEN USING MULTIPLEXED
INPUTS
Consideration must be given to the effect on A/D performance
in applications that require the use of analog multiplexers or analog
switches to interface multiple signals to the AD977/AD977A. The
nonzero “on” resistance of a multiplexer or switch, at the input
to the AD977/AD977A, will increase the system offset and gain
error. As an example, consider the AD977 configured for an input
voltage range of
±10 V dc. For every 5 of source impedance
(in addition to the required external 200
input resistor) an
offset error of 1 LSB would be introduced and the positive
gain error would increase by an added 0.00375% of full scale.
This error, due to nonzero source impedance, can be cor-
rected through a hardware or software system level calibration,
but will only be valid at the temperature and input voltage
present at the time of calibration. Another factor to consider is
that most analog multiplexers and switches exhibit a nonlinear
relationship between input signal level and on resistance. This
will introduce added distortion products that will degrade THD,
S/(N+D) and INL. For these reasons it is recommended that an
appropriate buffer be used between the output of the multiplexer
and the input of the AD977.
When switching the input to the multiplexer, and subsequently
the input to the AD977, it is recommended that the transition
be made to occur either immediately after the current conver-
sion is complete or shortly after the beginning of a conversion.
MICROPROCESSOR INTERFACING
The AD977/AD977A is ideally suited for traditional dc mea-
surement applications supporting a microprocessor, and ac
signal processing applications interfacing to a digital signal
processor. The AD977/AD977A is designed to interface with a
general purpose serial port or I/O ports on a microcontroller. A
variety of external buffers can be used with the AD977/AD977A
to prevent digital noise from coupling into the ADC. The
following sections illustrate the use of the AD977/AD977A with
an SPI equipped microcontroller and the ADSP-2181 signal
processor.
SPI Interface
Figure 29 shows a general interface diagram between the
AD977/AD977A and an SPI equipped microcontroller. This
interface assumes that the convert pulses will originate from the
microcontroller and that the AD977/AD977A will act as the
slave device. The convert pulse could be initiated in response to
an internal timer interrupt. The reading of output data, one byte
at a time, if necessary, could be initiated in response to the end-
of-conversion signal (
BUSY going high).
+5V
SDI
SCK
I/O PORT
IRQ
SPI
DATACLK
DATA
TAG
AD977/
AD977A
EXT/INT
CS
BUSY
R/C
Figure 29. AD977/AD977A to SPI Interface
ADSP-2181 Interface
Figure 30 shows an interface between the AD977/AD977A and
the ADSP-2181 Digital Signal Processor. The AD977/AD977A
is configured for the Internal Clock mode (EXT/
INT = 0) and
will therefore act as the master device. The convert command is
shown generated from an external oscillator in order to provide
a low jitter signal appropriate for both dc and ac measurements.
Because the SPORT, within the ADSP-2181, will be seeing a
discontinuous external clock, some steps are required to ensure
that the serial port is properly synchronized to this clock during
each data read operation. The recommended procedure to ensure
this is as follows,
– enable SPORT0 through the System Control register
– set the SCLK Divide register to zero
– setup PF0 and PF1 as outputs by setting bits 0 and 1 in
PFTYPE
– force RFS0 low through PF0. The Receive Frame Sync signal
has been programmed active high
– enable AD977/AD977A by forcing
CS = 0 through PF1
– enable SPORT0 Receive Interrupt through the IMASK register
– wait for at least one full conversion cycle of the AD977/AD977A
and throw away the received data
– disable the AD977/AD977A by forcing
CS = 1 through PF1
– wait for a period of time equal to one conversion cycle
– force RFS0 high through PF0
– enable the AD977/AD977A by forcing
CS = 0 through PF1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B4Z-MV-F2 | CONVERTER MOD DC/DC 2V 60W |
| MS27656E21B16PA | CONN RCPT 16POS WALL MNT W/PINS |
| AD7876BR | IC ADC 12BIT SAMPLING 10V 24SOIC |
| MS3102E36-52P | CONN RCPT 52POS BOX MNT W/PINS |
| IDT72241L10JG8 | IC FIFO 2048X18 SYNC 10NS 32PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD977AARS | 功能描述:IC ADC 16BIT 200KSPS 28-SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端，雙極 |
| AD977AARSZ | 功能描述:IC ADC 16BIT 200KSPS 28-SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6 |
| AD977AARZ | 功能描述:IC ADC 16BIT SRL 200KSPS 20SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端，雙極 |
| AD977AB2 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| AD977ABN | 功能描述:IC ADC 16BIT 200KSPS 20-DIP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端，雙極 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。