參數(shù)資料
型號(hào): AD9774ASZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 11/24頁(yè)
文件大小: 0K
描述: IC DAC 14BIT 32MSPS 44-MQFP
產(chǎn)品培訓(xùn)模塊: DAC Architectures
產(chǎn)品變化通告: Product Discontinuance 27/Oct/2011
標(biāo)準(zhǔn)包裝: 1
系列: TxDAC+®
設(shè)置時(shí)間: 35ns
位數(shù): 14
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 模擬和數(shù)字
功率耗散(最大): 1.13W
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 44-QFP
供應(yīng)商設(shè)備封裝: 44-MQFP(10x10)
包裝: 托盤(pán)
輸出數(shù)目和類(lèi)型: 2 電流,單極;2 電流,雙極
采樣率(每秒): 32M
AD9774
–19–
REV. B
A multitone test vector may consist of several equal amplitude,
spaced carriers each representative of a channel within a defined
bandwidth as shown in Figure 42a. In many cases, one or more
tones are removed so the intermodulation distortion performance
of the DAC can be evaluated. Nonlinearities associated with the
DAC will create spurious tones of which some may fall back into
the “empty” channel thus limiting a channel’s carrier-to-noise
ratio. Other spurious components falling outside the band of
interest may also be important, depending on the system’s spectral
mask and filtering requirements.
This particular test vector was centered around one-half the
Nyquist bandwidth (i.e., fCLOCK/4) with a passband of fCLOCK/16.
Centering the tones at a much lower region (i.e., fCLOCK/10)
would lead to an improvement in performance while centering
the tones at a higher region (i.e., fCLOCK/2.5) would result in a
degradation in performance. Figure 43a shows the SFDR vs.
amplitude at 32 MSPS up to the Nyquist frequency while Fig-
ure 43b shows the SFDR vs. amplitude within the passband of
the test vector. In assessing a DAC’s multitone performance, it
is also recommended that several units be tested under exactly
the same conditions to determine any performance variability.
AD9774 EVALUATION BOARD
General Description
The AD9774-EB is an evaluation board for the AD9774 14-bit
DAC converter. Careful attention to layout and circuit design,
combined with a prototyping area, allows the user to easily and
effectively evaluate the AD9774 in signal reconstruction applica-
tions, where high resolution, high speed conversion is required.
This board allows the user the flexibility to operate the AD9774
in various configurations. The digital inputs are designed to be
driven directly from various word generators with the onboard
option to add a resistor network for proper load termination.
Provisions are also made to operate the AD9774 with either the
internal or external reference or to exercise the SLEEP or
SNOOZE power-savings feature.
AOUT – dBFS
80
40
–18
0
–16
–14
–12
–10
–8
–6
–4
–2
75
70
65
60
55
SFDR
dBc
50
45
Figure 43a. Multitone SFDR vs. AOUT @ 32 MSPS
(Up to Nyquist)
AOUT – dBFS
80
50
–18
0
–16
–14
–12
–10
–8
–6
–4
–2
75
70
65
60
SFDR
dBc
55
8MSPS
16MSPS
32MSPS
Figure 43b. Multitone SFDR vs. AOUT @ 32 MSPS
(Within Multitone Passband)
相關(guān)PDF資料
PDF描述
VE-BTM-IV-S CONVERTER MOD DC/DC 10V 150W
VI-BN1-MX-F4 CONVERTER MOD DC/DC 12V 75W
VE-BTF-IV-S CONVERTER MOD DC/DC 72V 150W
JBXFD2G07MCSDSMR CONN PLUG 7POS STRAIGHT CRIMP
AD5301BRT-500RL7 IC DAC 8BIT 2WIRE I2C SOT23-6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9774ASZRL 功能描述:IC DAC 14BIT 32MSPS 44MQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:* 采樣率(每秒):*
AD9774EB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 32 MSPS TxDAC⑩ with 4x Interpolation Filters
AD9774-EB 制造商:Analog Devices 功能描述:
AD9774-EBZ 制造商:Analog Devices 功能描述:14-BIT 32 MSPS TXDAC W/4X INTERPOLATION - Bulk
AD9775 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter