參數(shù)資料
型號(hào): AD9772EB
廠商: Analog Devices, Inc.
英文描述: 14-Bit, 150 MSPS TxDAC⑩ with 2x Interpolation Filter
中文描述: 14位,150 MSPS的TxDAC系列⑩2倍插值濾波器
文件頁數(shù): 15/30頁
文件大?。?/td> 340K
代理商: AD9772EB
REV. 0
AD9772
–15–
To disable the PLL Clock Multiplier, connect PLLVDD to
PLLCOM as shown in Figure 29. LPF may remain open since
this portion of the PLL circuitry is now disabled. The differen-
tial clock input should be driven with a reference clock
twice
the
data input rate in baseband applications and
four
time the data
input rate in direct IF applications in which the “1/4 wave”
mixing option is employed (i.e., MOD1 and MOD0 active
HIGH). The clock distribution circuitry remains enabled pro-
viding a 1
×
internal clock at PLLLOCK. Since the digital input
data is latched into the AD9772 with respect to the rising edge
of the 1
×
clock appearing at PLLLOCK, adequate setup and
hold time for the input data as shown in Figure 1b should be
allowed. Since PLLLOCK contains a weak driver output, its
output delay (t
OD
) is sensitive to output capacitance loading.
Thus PLLLOCK should be buffered for fanouts greater than
one and/or load capacitance greater than 10 pF. If a data timing
issue exists between the AD9772 and its external driver device,
the 1
×
clock appearing at PLLLOCK can be inverted via an
external gate to ensure proper setup and hold time.
EXT/INT
CLOCK CONTROL
PRESCALER
CHARGE
PUMP
PHASE
DETECTOR
CLKVDD
OUT1
3
CLKCOM
M
M
R
CLK+
LPF
PLL
VDD
PLL
COM
D
D
CLOCK
DISTRIBUTION
+
PLLLOCK
VCO
AD9772
CLK–
Figure 29. Clock Multiplier with PLL CLOCK Multiplier
Disabled
CLOCK DOUBLER APPLICATION
A low phase noise 2
×
clock can be derived from a 1
×
clock by
using the clock doubler circuit shown in Figure 30. This circuit
is based on a low cost mixer (i.e., Mini-Circuits ADE-1) whose
IF and LO ports are driven with the same single-ended 1
×
sine
wave source via R-C quadrature phase shifting networks. Note it
is necessary to drive the IF and LO port with quadrature sine
waves to optimize the 2
×
clock signal level appearing at the RF
port. The value of R should be selected to match the source
resistance of the sine wave source (i.e., 50
) while the value of
C should be selected such that the R-C cut-off frequency (i.e.,
f
–3dB
) occurs at approximately the 1
×
clock frequency. The
AD9772 differential CLK input is driven single-ended by the
mixer’s RF port while a low impedance common-mode voltage
of CLKVDD/2 for both devices is established by a 1 k
resistor
divider and 0.1
μ
F capacitor. The AD9772 experiences negli-
gible degradation in its noise floor due to additive clock jitter
with this clock doubler circuit as long as it is driven by a low
noise sine wave source.
R
50
V
R
50
V
1k
V
1k
V
0.1
m
F
C
33pF
6
C
33pF
1
5
2
3
4
CLKVDD
CLK+
CLK–
AD9772
SINE
WAVE
CLOCK
MINI-CIRCUITS
ADE-1
Figure 30. Low Cost Clock Doubler Circuit Achieves Low
Phase Noise Performance
DAC OPERATION
The 14-bit DAC along with the 1.2 V reference and reference
control amplifier is shown in Figure 31. The DAC consists of a
large PMOS current source array capable of providing up to
20 mA of full-scale current, I
OUTFS
. The array is divided into
thirty-one equal currents that make up the five most significant
bits (MSBs). The next four bits, or middle bits, consist of 15
equal current sources whose values are 1/16th of an MSB
current source. The remaining LSBs are binary weighted frac-
tions of the middle-bits’ current sources. All of these current
sources are switched to one or the other of two output nodes
(i.e., IOUTA or IOUTB) via PMOS differential current switches.
Implementing the middle and lower bits with current sources,
instead of an R-2R ladder, enhances its dynamic performance
for multitone or low amplitude signals and helps maintain the
DAC’s high output impedance.
The full-scale output current is regulated by the reference con-
trol amplifier and can be set from 2 mA to 20 mA via an exter-
nal resistor, R
SET
. The external resistor, in combination with
both the reference control amplifier and voltage reference,
REFIO, sets the reference current, I
REF
, which is mirrored over
to the segmented current sources with the proper scaling factor.
The full-scale current, I
OUTFS
, is exactly thirty-two times the
value of I
REF
.
REFIO
FSADJ
I
REF
250pF
REFLO
AVDD
AD9772
R
SET
2k
V
0.1
m
F
ACOM
CURRENT
SOURCE
ARRAY
IOUTA
IOUTB
INTERPOLATED
DIGITAL DATA
R
LOAD
R
LOAD
V
DIFF
= V
OUTA
– V
OUTB
IOUTA
IOUTB
SEGMENTED
SWITCHES
LSB
SWITCHES
+1.2V REF
+2.7V TO +3.6V
Figure 31. Block Diagram of Internal DAC, 1.2 V Refer-
ence, and Reference Control Circuits
DAC TRANSFER FUNCTION
The AD9772 provides complementary current outputs, IOUTA
and IOUTB. IOUTA will provide a near full-scale current out-
put, I
OUTFS
, when all bits are high (i.e., DAC CODE = 16383)
while IOUTB, the complementary output, provides no current.
相關(guān)PDF資料
PDF描述
AD9772A 14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter
AD9772AAST 14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter
AD9772 14-Bit,150 MSPS T×DAC+TM with 2× Interpolation Filter(單電源,過采樣,14位D/A轉(zhuǎn)換器)
AD9773 12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter
AD9773AST 12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9773 制造商:AD 制造商全稱:Analog Devices 功能描述:Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table
AD9773AST 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter
AD9773BSV 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 12-bit 80-Pin TQFP EP 制造商:Rochester Electronics LLC 功能描述:12BIT 160 MSPS DUAL TXDAC+ D/A CONVERTER - Bulk 制造商:Analog Devices 功能描述:IC 12-BIT DAC
AD9773BSVRL 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 12-bit 80-Pin TQFP EP T/R
AD9773BSVZ 功能描述:IC DAC 12BIT DUAL 160MSPS 80TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND