- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10058 > AD976BR (Analog Devices Inc)IC ADC 16BIT 100KSPS 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD976BR |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 100KSPS 28-SOIC |
| 標準包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 100k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 100mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 28-SOIC W |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個單端，雙極 |
| 配用： | EVAL-AD976CB-ND - BOARD EVAL FOR AD976 EVAL-AD976ACB-ND - BOARD EVAL FOR AD976A |
AD976/AD976A
–10–
REV. C
OFFSET AND GAIN ADJUSTMENT
The AD976/AD976A is factory trimmed to minimize gain,
offset and linearity errors. In some applications, where the ana-
log input signal is required to meet the full dynamic range of the
ADC, the gain and offset errors need to be externally trimmed
to zero. Figure 7 shows the required trim circuitry to correct for
these offset and gain errors. Figure 8 shows the bipolar transfer
characteristic of the AD976/AD976A.
Where adjustment is required, offset error must be corrected
before gain error. To achieve this, trim the offset resistor R3
while the input voltage is 1/2 LSB below ground. By applying
a voltage of –152.6
V at the input and adjusting the potentiom-
eter until the major carry transition is located between 1111
1111 1111 1111 and 0000 0000 0000 0000, the internal offset
can be corrected. To adjust the gain error, an analog signal
should be input at either the first code transition (ADC negative
full-scale) or the last code transition (ADC positive full-scale).
Thus, to adjust for full-scale error, an input voltage of 9.999542 V
(FS/2–3/2 LSBs) can be applied to the input and R4 should be
adjusted until the output code flickers between the last positive
code transition 0111 1111 1111 1111 and 0111 1111 1111 1110.
Should the first code transition need adjusting, the trim procedure
should consist of applying an analog input signal of –9.999847 V
(–FS/2 + 1/2 LSB) to the input and adjusting the trim until
the output code flickers between 1000 0000 0000 0000 and
1000 0000 0000 0001.
The external 200
and 33.2K resistor shown in the data sheet for
the AD976 provide compensation for an internal adjustment of the
offset and gain which allows calibration with a single supply. These
resistors may not be required in some applications but it should be
noted that their removal will result in offset and gain errors in
addition to those listed in the electrical specifications of the data
sheet. Tables I and II illustrate the worst case range for Bipolar
Zero (offset) error and Full-Scale (gain) error for the AD976 and
the AD976A. All error terms are with respect to the A/D (i.e., a
negative offset in the table would have to be corrected with an
externally applied positive voltage).
R5
576k
+5V
R4
50k
VIN
AGND1
REF
CAP
AGND2
10V
INPUT
R2
33.2k
C2
2.2 F
AD976/
AD976A
R1
200
C1
2.2 F
R3
50k
Figure 7. Input Connection with Offset and Gain Adjustment
OUTPUT
CODE
011...111
011...110
000...001
000...000
111...111
100...010
100...001
100...000
0V
(VREF/2) – 1 LSB
(VREF/2) + 1 LSB
+ FS – 1 LSB
FS = VREFV
1LSB =
FS
65536
VREF/2
VIN = (AIN(+) - AIN(-)) – INPUT VOLTAGE
Figure 8. The Bipolar Transfer Characteristic of the
AD976/AD976A
Table I. Offset and Gain Error for AD976
With Both External
Without the External
With the External 33.2K
Without Either External
Error Term
Resistors Included
33.2K Resistor
Resistor Grounded
Resistors Included
Offset Error
–10 mV < Error < 10 mV
–25 mV < Error < –5 mV
–40 mV < Error < –15 mV
+Full Scale
–0.50% < Error < 0.50%
1
–0.05% < Error < 0.95%
–0.65% < Error < 0.35%
0.55% < Error < 1.90%
Error
–0.25% < Error < 0.25%2
–Full Scale
–0.50% < Error < 0.50%1
0.25% < Error < 1.25%
–0.65% < Error < 0.35%
–2.5% < Error < –1.0%
Error
–0.25% < Error < 0.25%
2
Table II. Offset and Gain Error for AD976A
With Both External
Without the External
With the External 33.2K
Without Either External
Error Term
Resistors Included
33.2K Resistor
Resistor Grounded
Resistors Included
Offset Error
–10 mV < Error < 10 mV
–25 mV < Error < –5 mV
–55 mV < Error < –25 mV
+Full Scale
–0.50% < Error < 0.50%
1
–0.05% < Error < 0.95%
–0.65% < Error < 0.35%
1.0% < Error < 2.50%
Error
–0.25% < Error < 0.25%
2
–Full Scale
–0.50% < Error < 0.50%
1
0.25% < Error < 1.25%
–0.65% < Error < 0.35%
–3.50% < Error < –1.75%
Error
–0.25% < Error < 0.25%
2
NOTES
1For A grade part.
2For B grade part.
相關PDF資料 |
PDF描述 |
|---|---|
| IDT7206L25JI8 | IC FIFO 8192X18 25NS 32PLCC |
| VE-JTZ-EY-S | CONVERTER MOD DC/DC 2V 20W |
| MS27472T20F35PD | CONN RCPT 79POS WALL MNT W/PINS |
| VE-J0K-MX-S | CONVERTER MOD DC/DC 40V 75W |
| IDT7206L20J8 | IC FIFO 8192X18 20NS 32PLCC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD976BRRL | 功能描述:IC ADC 16BIT 100KSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD976BRS | 功能描述:IC ADC 16BIT 100KSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD976BRSRL | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Parallel 28-Pin SSOP T/R |
| AD976BRSZ | 功能描述:IC ADC 16BIT 100KSPS 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD976BRSZRL | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Parallel 28-Pin SSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 100KSPS 16BIT PARALLEL 28SSOP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。