參數(shù)資料
型號(hào)： AD974BRS
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 16/20頁(yè)
文件大小： 0K
描述： IC DAS 16BIT 4CH 200KSPS 28-SSOP
標(biāo)準(zhǔn)包裝： 1
類型： 數(shù)據(jù)采集系統(tǒng)（DAS）
分辨率（位）： 16 b
采樣率（每秒）： 200k
數(shù)據(jù)接口： 串行
電壓電源： 模擬和數(shù)字
電源電壓： 4.75 V ~ 5.25 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 28-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 28-SSOP
包裝： 管件
配用： EVAL-AD974CB-ND - BOARD EVAL FOR AD974
REV. A
AD974
–5–
PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Description
1
AGND1
Analog Ground. Used as the ground reference point for the REF pin.
2–5, 25–28
VxA, VxB
Analog Input. Refer to Table I for input range configuration.
6
BIP
Bipolar Offset. Connect VxA inputs to provide Bipolar input range.
7
CAP
Reference Buffer Output. Connect a 2.2
F tantalum capacitor between CAP and Analog
Ground.
8
REF
Reference Input/Output. The internal +2.5 V reference is available at this pin. Alternatively an
external reference can be used to override the internal reference. In either case, connect a 2.2
F
tantalum capacitor between REF and Analog Ground.
9
AGND2
Analog Ground.
10
R/
C
Read/
Convert Input. Used to control the conversion and read modes. With CS LOW, a falling
edge on R/
C holds the analog input signal internally and starts a conversion; a rising edge enables
the transmission of the conversion result.
11
VDIG
Digital Power Supply. Nominally +5 V.
12
PWRD
Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions
are inhibited. The conversion result from the previous conversion is stored in the onboard shift
register.
13
EXT/
INT
Digital select input for choosing the internal or an external data clock. With EXT/
INT tied LOW,
after initiating a conversion, 16 DATACLK pulses transmit the previous conversion result as
shown in Figure 3. With EXT/
INT set to a Logic HIGH, output data is synchronized to an
external clock signal connected to the DATACLK input. Data is output as indicated in Figure 4
through Figure 9.
14
DGND
Digital Ground.
15
SYNC
Digital output frame synchronization for use with an external data clock (EXT/
INT = Logic
HIGH). When a read sequence is initiated, a pulse one DATACLK period wide is output
synchronous to the external data clock.
16
DATACLK
Serial data clock input or output, dependent upon the logic state of the EXT/
INT pin. When
using the internal data clock (EXT/
INT = Logic LOW), a conversion start sequence will initiate
transmission of 16 DATACLK periods. Output data is synchronous to this clock and is valid on
both its rising and falling edges (Figure 3). When using an external data clock (EXT/
INT = Logic
HIGH), the
CS and R/C signals control how conversion data is accessed.
17
DATA
The serial data output is synchronized to DATACLK. Conversion results are stored in an on-
chip register. The AD974 provides the conversion result, MSB first, from its internal shift regis-
ter. When using the internal data clock (EXT/
INT = Logic LOW), DATA is valid on both the
rising and falling edges of DATACLK. Using an external data clock (EXT/
INT = Logic HIGH)
allows previous conversion data to be accessed during a conversion (Figures 5, 7 and 9) or the
conversion result can be accessed after the completion of a conversion (Figures 4, 6 and 8).
18, 19
WR1, WR2
Multiplexer Write Inputs. These inputs are internally ORed to generate the mux latch inputs.
The latch is transparent when
WR1 and WR2 are tied low.
20
CS
Chip Select Input. With R/
C LOW, a falling edge on CS will initiate a conversion. With R/C
HIGH, a falling edge on
CS will enable the serial data output sequence.
21
BUSY
Busy Output. Goes LOW when a conversion is started, and remains LOW until the conversion is
completed and the data is latched into the on-chip shift register.
22, 23
A1, A0
Address multiplexer inputs latched with the
WR1, WR2 inputs.
A1
A0
Data Available from Channel
00AIN 1
01AIN 2
10AIN 3
11AIN 4
24
VANA
Analog Power Supply. Nominally +5 V.
相關(guān)PDF資料
PDF描述
VI-B1F-IU-F3 CONVERTER MOD DC/DC 72V 200W
MS27466T23F21S CONN RCPT 21POS WALL MT W/SCKT
V28A48M200BL3 CONVERTER MOD DC/DC 48V 200W
V28A48M200B2 CONVERTER MOD DC/DC 48V 200W
MS27484E14B15PD CONN PLUG 15POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD974BRS-RL7 功能描述:IC DAS 16BIT 4CH 200KSPS 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤
AD974BRSZ 功能描述:IC DAS 16BIT 4CH 200KSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤
AD974BRZ 功能描述:IC DAS 16BIT 4CH 200KSPS 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Basics 標(biāo)準(zhǔn)包裝:1 系列:- 類型:電機(jī)控制 分辨率（位）:12 b 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1
AD9750 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 125 MSPS High Performance TxDAC D/A Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*