參數(shù)資料
型號(hào)： AD9748ACP-PCBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 8/24頁(yè)
文件大小： 0K
描述： BOARD EVAL FOR AD9748ACP
產(chǎn)品培訓(xùn)模塊： DAC Architectures
標(biāo)準(zhǔn)包裝： 1
系列： TxDAC®
DAC 的數(shù)量： 1
位數(shù)： 8
采樣率（每秒）： 210M
數(shù)據(jù)接口： 并聯(lián)
設(shè)置時(shí)間： 11ns
DAC 型： 電流
工作溫度： -40°C ~ 85°C
已供物品： 板
已用 IC / 零件： AD9748
相關(guān)產(chǎn)品： AD9748ACPZ-ND - IC DAC 8BIT 210MSPS 32-LFCSP
AD9748
Data Sheet
Rev. B | Page 16 of 24
DIFFERENTIAL COUPLING USING AN OP AMP
An op amp can also be used to perform a differential-to-single-
ended conversion, as shown in Figure 26. The AD9748 is
configured with two equal load resistors, RLOAD, of 25 . The
differential voltage developed across IOUTA and IOUTB is
converted to a single-ended signal via the differential op amp
configuration. An optional capacitor can be installed across
IOUTA and IOUTB, forming a real pole in a low-pass filter. The
addition of this capacitor also enhances the op amp’s distortion
performance by preventing the DAC’s high slewing output from
overloading the op amp’s input.
AD9748
IOUTA
IOUTB
COPT
500
225
500
25
AD8047
032
1
1-
023
Figure 26. DC Differential Coupling Using an Op Amp
The common-mode rejection of this configuration is typically
determined by the resistor matching. In this circuit, the differential
op amp circuit using the AD8047 is configured to provide some
additional signal gain. The op amp must operate off a dual
supply because its output is approximately ±1 V. A high speed
amplifier capable of preserving the differential performance
of the AD9748 while meeting other system level objectives (that
is, cost or power) should be selected. The op amp’s differential
gain, gain setting resistor values, and full-scale output swing
capabilities should all be considered when optimizing this circuit.
The differential circuit shown in Figure 27 provides the
necessary level shifting required in a single-supply system. In
this case, AVDD, which is the positive analog supply for both
the AD9748 and the op amp, is also used to level shift the
differential output of the AD9748 to midsupply (that is,
AVDD/2). The AD8041 is a suitable op amp for this application.
AD9748
IOUTA
IOUTB
COPT
500
225
1k
25
AD8041
1k
AVDD
032
1
1-
024
Figure 27. Single-Supply DC Differential Coupled Circuit
SINGLE-ENDED, UNBUFFERED VOLTAGE OUTPUT
Figure 28 shows the AD9748 configured to provide a unipolar
output range of approximately 0 V to 0.5 V for a doubly
terminated 50
cable
because the nominal full-scale current,
IOUTFS, of 20 mA flows through the equivalent RLOAD of 25 .
In this case, RLOAD represents the equivalent load resistance seen
by IOUTA or IOUTB. The unused output (IOUTA or IOUTB)
can be connected to ACOM directly or via a matching RLOAD.
Different values of IOUTFS and RLOAD can be selected as long as
the positive compliance range is adhered to. One additional
consideration in this mode is the integral nonlinearity (INL),
discussed in the Analog Outputs section. For optimum INL
performance, the single-ended, buffered voltage output
configuration is suggested.
AD9748
IOUTA
IOUTB
50
25
VOUTA = 0V TO 0.5V
IOUTFS = 20mA
50
032
1
1-
025
Figure 28. 0 V to 0.5 V Unbuffered Voltage Output
SINGLE-ENDED, BUFFERED VOLTAGE OUTPUT
CONFIGURATION
Figure 29 shows a buffered single-ended output configuration
in which the op amp U1 performs an I-V conversion on the
AD9748 output current. U1 maintains IOUTA (or IOUTB) at a
virtual ground, minimizing the nonlinear output impedance
effect on the DAC’s INL performance as described in the
Analog Outputs section. Although this single-ended
configuration typically provides the best dc linearity
performance, its ac distortion performance at higher DAC
update rates can be limited by U1’s slew rate capabilities. U1
provides a negative unipolar output voltage, and its full-scale
output voltage is simply the product of RFB and IOUTFS. The full-
scale output should be set within U1’s voltage output swing
capabilities by scaling IOUTFS and/or RFB. An improvement in ac
distortion performance can result with a reduced IOUTFS because
U1 is required to sink less signal current.
AD9748
IOUTA
IOUTB
COPT
200
U1
VOUT = IOUTFS × RFB
IOUTFS = 10mA
RFB
200
032
1
1-
026
Figure 29. Unipolar Buffered Voltage Output
相關(guān)PDF資料
PDF描述
GCM18DCTD-S288 CONN EDGECARD 36POS .156 EXTEND
GBM24DSEI-S243 CONN EDGECARD 48POS .156 EYELET
GBM15DSEF-S243 CONN EDGECARD 30POS .156 EYELET
GCM10DCST-S288 CONN EDGECARD 20POS .156 EXTEND
SEK332M016ST CAP ALUM 3300UF 16V 20% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9748ACPRL7 制造商:Analog Devices 功能描述:DAC 1-CH Segment 8-bit 32-Pin LFCSP EP T/R
AD9748ACPZ 功能描述:IC DAC 8BIT 210MSPS 32-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類(lèi)型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
AD9748ACPZ 制造商:Analog Devices 功能描述:DAC, 8BIT, 210MSPS, LFCSP-32
AD9748ACPZRL7 功能描述:IC DAC 8BIT 210MSPS 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類(lèi)型:8 電壓，單極 采樣率（每秒）:*
AD9748XCP 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:8-Bit, 165 MSPS TxDAC D/A Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*