- 您現在的位置：買賣IC網 > PDF目錄373966 > AD9742 (Analog Devices, Inc.) 12-Bit, 165 MSPS TxDAC D/A Converter PDF資料下載
參數資料
| 型號： | AD9742 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 12-Bit, 165 MSPS TxDAC D/A Converter |
| 中文描述： | 12位，165 MSPS的TxDAC系列D / A轉換 |
| 文件頁數： | 9/20頁 |
| 文件大?。?/td> | 783K |
| 代理商： | AD9742 |
REV. 0
AD9742
–9–
FUNCTIONAL DESCRIPTION
Figure 3 shows a simplified block diagram of the AD9742. The
AD9742 consists of a DAC, digital control logic, and full-scale
output current control. The DAC contains a PMOS current
source array capable of providing up to 20 mA of full-scale
current (I
OUTFS
). The array is divided into 31 equal currents
that make up the five most significant bits (MSBs). The next
four bits, or middle bits, consist of 15 equal current sources
whose value is 1/16th of an MSB current source. The remaining
LSBs are binary weighted fractions of the middle bits current
sources. Implementing the middle and lower bits with current
sources, instead of an R-2R ladder, enhances its dynamic perfor-
mance for multitone or low amplitude signals and helps maintain
the DAC’s high output impedance (i.e., >100 k
W
).
All of these current sources are switched to one or the other of
the two output nodes (i.e., IOUTA or IOUTB) via PMOS
differential current switches. The switches are based on the
architecture that was pioneered in the AD9764 family, with
further refinements to reduce distortion contributed by the
switching transient. This switch architecture also reduces
various timing errors and provides matching complementary
drive signals to the inputs of the differential current switches.
The analog and digital sections of the AD9742 have separate
power supply inputs (i.e., AVDD and DVDD) that can operate
independently over a 3.0 V to 3.6 V range. The digital section,
which is capable of operating up to a 165 MSPS clock rate,
consists of edge-triggered latches and segment decoding logic
circuitry. The analog section includes the PMOS current
sources, the associated differential switches, a 1.2 V band gap
voltage reference, and a reference control amplifier.
The DAC full-scale output current is regulated by the refer-
ence control amplifier and can be set from 2 mA to 20 mA via
an external resistor, R
SET
, connected to the full-scale adjust
(FSADJ) pin. The external resistor, in combination with both
the reference control amplifier and voltage reference, V
REFIO
,
sets the reference current I
REF
, which is replicated to the
segmented current sources with the proper scaling factor. The
full-scale current, I
OUTFS
, is 32 times I
REF
.
REFERENCE OPERATION
The AD9742 contains an internal 1.2 V band gap reference.
The internal reference can be disabled by raising REFLO to
AVDD. It can also be easily overridden by an external reference
with no effect on performance. REFIO serves as either an input
or output depending on whether the internal or an external
reference is used. To use the internal reference, simply decouple
the REFIO pin to ACOM with a 0.1
m
F capacitor and connect
REFLO to ACOM via a resistance less than 5
W
. The internal
reference voltage will be present at REFIO. If the voltage at
REFIO is to be used anywhere else in the circuit, an external
buffer amplifier with an input bias current of less than 100 nA
should be used. An example of the use of the internal reference
is given in Figure 4.
150pF
+1.2V REF
AVDD
REFLO
CURRENT
SOURCE
ARRAY
3.3V
REFIO
FS ADJ
2k
0.1 F
AD9742
ADDITIONAL
LOAD
OPTIONAL
EXTERNAL
REF BUFFER
Figure 4. Internal Reference Configuration
An external reference can be applied to REFIO as shown in
Figure 5. The external reference may provide either a fixed refer-
ence voltage to enhance accuracy and drift performance or a
varying reference voltage for gain control. Note that the 0.1
m
F
compensation capacitor is not required since the internal refer-
ence is overridden, and the relatively high input impedance of
REFIO minimizes any loading of the external reference.
150pF
+1.2V REF
AVDD
REFLO
CURRENT
SOURCE
ARRAY
3.3V
REFIO
FS ADJ
R
SET
AD9742
EXTERNAL
REF
I
REF
=
V
REFIO
/R
SET
AVDD
REFERENCE
CONTROL
AMPLIFIER
V
REFIO
Figure 5. External Reference Configuration
DIGITAL DATA INPUTS (DB11–DB0)
150pF
+1.20V REF
AVDD
ACOM
REFLO
PMOS
CURRENT SOURCE
ARRAY
3.3V
SEGMENTED SWITCHES
FOR DB11–DB3
LSB
SWITCHES
REFIO
FS ADJ
DVDD
DCOM
CLOCK
3.3V
R
SET
2k
0.1 F
IOUTA
IOUTB
AD9742
SLEEP
LATCHES
I
REF
V
REFIO
CLOCK
IOUTB
IOUTA
R
LOAD
50
V
OUTB
V
OUTA
R
LOAD
50
V
DIFF
= V
OUTA
– V
OUTB
MODE
Figure 3. Simplified Block Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| AD9742-EB | 12-Bit, 165 MSPS TxDAC D/A Converter |
| AD9742AR | 12-Bit, 165 MSPS TxDAC D/A Converter |
| AD9742ARU | 12-Bit, 165 MSPS TxDAC D/A Converter |
| AD9744ARURL7 | 14-Bit, 165 MSPS TxDAC D/A Converter |
| AD9744 | 14-Bit, 165 MSPS TxDAC D/A Converter |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9742ACP | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 12-bit 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:12-BIT 165 MSPS TXDAC D/A CONVERTER - Bulk 制造商:Analog Devices 功能描述:IC 12-BIT DAC |
| AD9742ACP-PCB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9742 12BIT, 165MSPS TXDAC D/A CNVRTR - Bulk |
| AD9742ACP-PCBZ | 功能描述:BOARD EVAL FOR AD9742ACP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數模轉換器 (DAC) 系列:TxDAC® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率（每秒）:- 數據接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9742ACPRL7 | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 12-bit 32-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:12-BIT 165 MSPS TXDAC D/A CONVERTER - Bulk |
| AD9742ACPZ | 功能描述:IC DAC 12BIT 210MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:TxDAC® 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復。