- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17064 > AD9726-EBZ (Analog Devices Inc)BOARD EVAL FOR AD9726 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9726-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9726 |
| 產(chǎn)品培訓(xùn)模塊： | DAC Architectures |
| 設(shè)計(jì)資源： | AD9726 Eval Brd Schematic AD9726 Eval Brd BOM |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | TxDAC+® |
| DAC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 400M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| DAC 型： | 電流 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD9726 |
| 相關(guān)產(chǎn)品： | AD9726BSVZ-ND - IC DAC 16IT LVDS 400MSPS 80-TQFP AD9726BSVZRL-ND - IC DAC 16IT LVDS 400MSPS 80-TQFP |
AD9726
Rev. B | Page 23 of 24
sync logic should be resynchronized by asserting SYNCUPD
at the next convenient time.
In manual mode, users can choose when to update the sync
logic. When operating with burst data, issuing a sync update
between active bursts updates the system without risking the
loss of any data. In fact, because SYNCUPD always forces a
resynchronization regardless of operational mode, even users in
fully automatic mode can reduce the possibility of data loss by
occasionally forcing a sync update during idle activity.
If either the data clock or the DAC clock is interrupted for any
reason, a SYNCUPD should always be executed to ensure that
data bus and DAC clock phase alignment remains optimized.
SYNC External Mode
Going beyond manual mode, sync external mode offers a
greater level of control and can be useful if multiple DAC
channels are employed in an application. Enable sync external
mode by asserting the SYNCEXT bit (Bit 5) in SPI Register
0x16. Manual mode must also be enabled.
The four channels into which each incoming data-word is
multiplexed are called quadrants. In any mode, the current
quadrant value can always be read back via SYNCOUT (Bits
[1:0] of SPI Register 0x15). At sync update, the logic chooses the
optimal quadrant and refreshes the value of SYNCOUT.
It is also possible to enter a value into SYNCIN (Bits [4:3] of SPI
Register 0x16). When external mode is enabled, the logic oper-
ates as expected, except that the quadrant value in SYNCIN is
used following an update. This can be used to align delays
between multiple device outputs.
Operating With SPI Disabled
If the SPI_DIS pin is connected high to ADVDD and the SPI is
disabled, the sync logic is placed into manual mode.
SYNCALRM status can then be monitored in hardware via the
unused SPI pin SDO (54), and SYNCUPD requests can be
entered in hardware via the unused SPI pin SCLK (56). If these
two pins are connected together, fully automatic sync operation
can be achieved.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0210490202 | CABLE JUMPER 1.25MM .178M 14POS |
| 0210490201 | CABLE JUMPER 1.25MM .178M 14POS |
| AP2182MPG-13 | IC PWR SW USB 2CH 1.5A 8-MSOP |
| 0210391009 | CABLE JUMPER 1MM .030M 31POS |
| DC1337A | BOARD SAR ADC LTC2309 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD972A | 制造商:Analog Devices 功能描述:- Bulk |
| AD9731 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 170 MSPS D/A Converter |
| AD9731/PCB | 制造商:Analog Devices 功能描述:EVAL BOARDS FOR 10 BIT 125MHZ DAC - Bulk |
| AD97310713F | 制造商:Analog Devices 功能描述:- Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。