參數資料
型號: AD9716BCPZ
廠商: Analog Devices Inc
文件頁數: 35/80頁
文件大小: 0K
描述: IC DAC DUAL 12BIT LO PWR 40LFCSP
產品培訓模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 1
系列: TxDAC®
位數: 12
數據接口: 串行
轉換器數目: 2
電壓電源: 模擬和數字
功率耗散(最大): 86mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
供應商設備封裝: 40-LFCSP-VQ(6x6)
包裝: 托盤
輸出數目和類型: 4 電流,單極
采樣率(每秒): 125M
產品目錄頁面: 785 (CN2011-ZH PDF)
AD9714/AD9715/AD9716/AD9717
Rev. A | Page 40 of 80
DIGITAL INTERFACE OPERATION
Digital data for the I and Q DACs is supplied over a single
parallel bus (DB[n:0), where n is 7 for the AD9714, 9 for
the AD9715, 11 for the AD9716, and 13 for the AD9717)
accompanied by a qualifying clock (DCLKIO). The I and Q
data are provided to the chip in an interleaved double data
rate (DDR) format. The maximum guaranteed data rate is
250 MSPS with a 125 MHz clock. The order of data pairing
and the sampling edge selection is user programmable using
the IFIRST and IRISING data control bits, resulting in four
possible timing diagrams. These are shown in Figure 89,
DCLKIO
ZA
B
C
D
E
F
G
H
I DATA
Z
B
D
F
Q DATA
Y
A
C
E
072
65-
047
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9714, 9 FOR THE AD9715, 11 FOR THE
AD9716, AND 13 FOR THE AD9717.
DB[n:0]
Figure 89. Timing Diagram with IFIRST = 0, IRISING = 0
DCLKIO
ZA
B
C
D
E
F
G
H
I DATA
Y
A
C
E
Q DATA
X
Z
B
D
072
65-
048
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9714, 9 FOR THE AD9715, 11 FOR THE
AD9716, AND 13 FOR THE AD9717.
DB[n:0]
Figure 90. Timing Diagram with IFIRST = 0, IRISING = 1
DCLKIO
ZA
B
C
D
E
F
G
H
I DATA
Z
B
D
F
Q DATA
A
C
E
G
07
265-
049
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9714, 9 FOR THE AD9715, 11 FOR THE
AD9716, AND 13 FOR THE AD9717.
DB[n:0]
Figure 91. Timing Diagram with IFIRST = 1, IRISING = 0
DCLKIO
ZA
B
C
D
E
F
G
H
I DATA
Y
A
C
E
Q DATA
Z
B
D
F
07265-
050
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9714, 9 FOR THE AD9715, 11 FOR THE
AD9716, AND 13 FOR THE AD9717.
DB[n:0]
Figure 92. Timing Diagram with IFIRST = 1, IRISING = 1
Ideally, the rising and falling edges of the clock fall in the center
of the keep-in-window formed by the setup and hold times, tS
and tH. Refer to Table 2 for setup and hold times. A detailed
timing diagram is shown in Figure 93.
DCLKIO
07
26
5-
05
1
tS tH
DB[n:0]
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9714, 9 FOR THE
AD9715, 11 FOR THE AD9716, AND 13 FOR THE AD9717.
Figure 93. Setup and Hold Times for All Input Modes
In addition to the different timing modes listed in Table 2, the
input data can also be presented to the device in either unsigned
binary or twos complement format. The format type is chosen
via the TWOS data control bit.
相關PDF資料
PDF描述
MS27656T11B5SLC CONN HSG RCPT 5POS WALL MT SCKT
VI-21B-MW-F2 CONVERTER MOD DC/DC 95V 100W
AD5734AREZ IC DAC 14BIT DSP/SRL 24TSSOP
VI-214-MW-F4 CONVERTER MOD DC/DC 48V 100W
LTC1666CG#PBF IC D/A CONV 12BIT 50MSPS 28-SSOP
相關代理商/技術參數
參數描述
AD9716BCPZRL7 功能描述:IC DAC DUAL 12BIT LO PWR 40LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:TxDAC® 標準包裝:47 系列:- 設置時間:2µs 位數:14 數據接口:并聯(lián) 轉換器數目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:管件 輸出數目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD9716-DPG2-EBZ 功能描述:ADC 12BIT DUAL 40LFCSP RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數模轉換器 (DAC) 系列:TxDAC® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率(每秒):- 數據接口:串行,SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9716-EBZ 制造商:Analog Devices 功能描述:DUAL 12 BIT LOW POWER CONVERTER - Boxed Product (Development Kits) 制造商:Rochester Electronics LLC 功能描述:
AD9717 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual, 8-/10-/12-/14-Bit Low Power Digital-to-Analog Converters
AD9717BCPZ 功能描述:IC DAC DUAL 14BIT LO PWR 40LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:TxDAC® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數:12 數據接口:串行 轉換器數目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數目和類型:2 電壓,單極 采樣率(每秒):* 產品目錄頁面:1398 (CN2011-ZH PDF)