- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17063 > AD9709-EBZ (Analog Devices Inc)BOARD EVAL FOR AD9709 PDF資料下載
參數(shù)資料
| 型號： | AD9709-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9709 |
| 產(chǎn)品培訓(xùn)模塊： | DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | TxDAC® |
| DAC 的數(shù)量： | 2 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 125M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 設(shè)置時間： | 35ns |
| DAC 型： | 電流 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD9709 |
| 相關(guān)產(chǎn)品： | AD9709ASTZRL-ND - IC DAC 8BIT DUAL 125MSPS 48LQFP AD9709ASTZ-ND - IC DAC 8BIT DUAL 125MSPS 48-LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9709
Rev. B | Page 16 of 32
Timing specifications for interleaved mode are shown in Figure 28
and Figure 30.
The digital inputs are CMOS compatible with logic thresholds,
VTHRESHOLD, set to approximately half the digital positive supply
(DVDDx) or
VTHRESHOLD = DVDDx/2 (±20%)
DATA IN
IQSEL
IQWRT
IQCLK
IOUTA
OR
IOUTB
*APPLIES TO FALLING EDGE OF IQCLK/IQWRT AND IQSEL ONLY.
500 ps
tS
tH
tPD
tLPW
tH*
00
60
6-
0
56
Figure 28. 5 V or 3.3 V Interleaved Mode Timing
At 5 V it is permissible to drive IQWRT and IQCLK together as
shown in Figure 29, but at 3.3 V the interleaved data transfer is
not reliable.
DATA IN
IQSEL
IQWRT
IQCLK
IOUTA
OR
IOUTB
*APPLIES TO FALLING EDGE OF IQCLK/IQWRT AND IQSEL ONLY.
tH*
tS
tH
tPD
tLPW
00
60
6-
0
28
Figure 29. 5 V Only Interleaved Mode Timing
IQSEL
IQWRT
IQCLK
IQRESET
xx
D1
D2
D3
D4
xx
D1
D2
D3
D4
D5
INTERLEAVED
DATA
DAC OUTPUT
PORT 1
DAC OUTPUT
PORT 2
00
606
-02
9
Figure 30. Interleaved Mode Timing
The internal digital circuitry of the AD9709 is capable of operating
at a digital supply of 3.3 V or 5 V. As a result, the digital inputs
can also accommodate TTL levels when DVDD1/DVDD2 is set to
accommodate the maximum high level voltage (VOH(MAX)) of the
TTL drivers. A DVDD1/DVDD2 of 3.3 V typically ensures proper
compatibility with most TTL logic families. Figure 31 shows the
equivalent digital input circuit for the data and clock inputs.
The sleep mode input is similar with the exception that it
contains an active pull-down circuit, thus ensuring that the
AD9709 remains enabled if this input is left disconnected.
DIGITAL
INPUT
DVDD1
00
60
6
-03
0
Figure 31. Equivalent Digital Input
Because the AD9709 is capable of being clocked up to 125 MSPS,
the quality of the clock and data input signals are important in
achieving the optimum performance. Operating the AD9709
with reduced logic swings and a corresponding digital supply
(DVDD1/DVDD2) results in the lowest data feedthrough and
on-chip digital noise. The drivers of the digital data interface
circuitry should be specified to meet the minimum setup and
hold times of the AD9709 as well as its required minimum and
maximum input logic level thresholds.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RBM11DRTI-S13 | CONN EDGECARD 22POS .156 EXTEND |
| ECM25DCSN | CONN EDGECARD 50POS DIP .156 SLD |
| AD9708-EBZ | BOARD EVAL FOR AD9708 |
| RBM11DRKI-S13 | CONN EDGECARD 22POS .156 EXTEND |
| AD9706-EBZ | BOARD EVAL FOR AD9706 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9709-EBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 125 MSPS, Dual TxDAC Digital-to-Analog Converter |
| AD9712 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-BIT, 100MSPS D/A CONVERTERS |
| ad97128bsq/883b | 制造商:Analog Devices 功能描述: |
| AD9712AJN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
| AD9712AJP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。