The power dissipation, PD
參數(shù)資料
型號： AD9705BCPZRL7
廠商： Analog Devices Inc
文件頁數(shù)： 31/44頁
文件大小： 0K
描述： IC DAC TX 10BIT 175MSPS 32-LFCSP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝： 1,500
系列： TxDAC®
設(shè)置時間： 11ns
位數(shù)： 10
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 1
電壓電源： 模擬和數(shù)字
功率耗散（最大）： 50mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 32-LFCSP-VQ（5x5）
包裝： 帶卷 (TR)
輸出數(shù)目和類型： 2 電流，單極
采樣率（每秒）： 175M
配用： AD9705-EBZ-ND - BOARD EVAL FOR AD9705
Data Sheet
AD9704/AD9705/AD9706/AD9707
Rev. B | Page 37 of 44
POWER DISSIPATION
The power dissipation, PD, of the AD9704/AD9705/AD9706/
AD9707 is dependent on several factors that include
The power supply voltages (AVDD, CLKVDD, and DVDD)
The full-scale current output, IOUTFS
The update rate, fCLOCK
The reconstructed digital input waveform
Power dissipation is directly proportional to the analog supply
current, IAVDD, and the digital supply current, IDVDD. IAVDD is equal to
a fixed current plus IOUTFS, as shown in Figure 80. IDVDD is proportional
to fCLOCK and increases with increasing analog output frequencies.
Figure 82 shows IDVDD as a function of full-scale sine wave output
ratios (fOUT/fCLOCK) for various update rates with DVDD = 3.3 V.
ICLKVDD is directly proportional to fCLOCK and is higher for differential
clock operation than for single-ended operation, as shown in
Figure 84. This difference in clock current is due primarily to the
differential clock receiver, which is disabled in single-ended
clock mode.
10
9
8
7
6
5
4
3
2
1
0
12
345
I AV
DD
(m
A
)
IOUTFS (mA)
0
592
6-
080
Figure 80. IAVDD vs. IOUTFS at AVDD = 3.3 V
0
1.00
1.25
1.50
1.75
2.00
I AVD
D
(m
A
)
IOUTFS (mA)
05
92
6-
1
02
1
3
2
4
5
6
Figure 81. IAVDD vs. IOUTFS at AVDD = 1.8 V
10
9
8
7
6
5
4
3
2
1
0
0.01
0.1
1
I DVD
D
(m
A
)
fOUT/fCLOCK
05
92
6-
0
81
fCLOCK = 75MSPS
fCLOCK = 25MSPS
fCLOCK = 10MSPS
fCLOCK = 125MSPS
fCLOCK = 175MSPS
Figure 82. IDVDD vs. fOUT/fCLOCK Ratio at DVDD = 3.3 V
2.5
0
0.01
0.1
1
I DV
D
(m
A
)
fOUT/fCLOCK
05
92
6-
0
98
0.5
1.0
1.5
2.0
2.5
fCLOCK = 80MSPS
fCLOCK = 10MSPS
fCLOCK = 25MSPS
fCLOCK = 50MSPS
Figure 83. IDVDD vs. fOUT/fCLOCK Ratio at DVDD = 1.8 V
5
4
3
2
1
0
100
50
150
200
I C
L
KV
DD
(m
A
)
fCLOCK (MSPS)
DIFF
SE
05
92
6-
0
82
Figure 84. ICLKVDD vs. fCLOCK at CLKVDD = 3.3 V
相關(guān)PDF資料
PDF描述
VE-JWV-MY CONVERTER MOD DC/DC 5.8V 50W
PI49FCT32807HEX IC CLK BUFF 1:10 133MHZ 20-SSOP
VE-JWT-MY CONVERTER MOD DC/DC 6.5V 50W
AD5432YRM IC DAC MULTIPLYING 10BIT 10-MSOP
MC10LVEP11DTR2G IC CLOCK BUFFER 1:2 3GHZ 8-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9705-DPG2-EBZ 功能描述:BOARD EVAL FOR AD9705 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9705EB 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9705-EB 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-/12-/14-Bit, 175 MSPS TxDAC D/A Converters
AD9705-EBZ 功能描述:BOARD EVAL FOR AD9705 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9706BCPZ 功能描述:IC DAC TX 12BIT 175MSPS 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*