參數(shù)資料
型號(hào): AD9641-155KITZ
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 17/36頁(yè)
文件大?。?/td> 0K
描述: KIT EVAL FOR AD9641
設(shè)計(jì)資源: AD9641 Gerber Files
標(biāo)準(zhǔn)包裝: 1
系列: *
AD9641
Data Sheet
Rev. B | Page 24 of 36
Figure 67 shows an example of the digital output (default) data
eye and a time interval error (TIE) jitter histogram.
Additional SPI options allow the user to further increase the output
driver voltage swing of all four outputs to drive longer trace lengths
(see Address 0x15 in Table 17). Even though this produces sharper
rise and fall times on the data edges and is less prone to bit errors,
the power dissipation of the DRVDD supply increases when this
option is used. See the Memory Map section for more details.
The format of the output data is twos complement, by default.
Table 12 provides an example of this output coding format.
To change the output data format to offset binary or Gray code,
see the Memory Map section (Address 0x14 in Table 17).
The lowest typical clock rate is 40 MSPS. For clock rates slower
than 60 MSPS, Bit 3 should be set to 0 in the PLL control register
(Address 0x21 in Table 17). This option sets the PLL loop band-
width to use clock rates between 40 MSPS and 60 MSPS.
Setting Bit 2 in the output mode register (Address 0x14) allows
the user to invert the digital samples from their nominal state.
As shown in Figure 63, the MSB is transmitted first in the data
output serial stream.
–600
–200
–400
0
200
400
600
610
620
0
635
–0.5
0.5
TIME (ps)
ULS
400
200
0
–200
–400
V
O
LTA
GE
(
m
V)
HEIGHT1: EYE DIAGRAM
PERIOD1: HISTOGRAM
WIDTH@BER1: BATHTUB
1
20,000
25,000
15,000
10,000
5000
0
HI
T
S
615
625
630
100
10–2
10–4
10–6
10–8
10–10
10–12
10–14
BER
3
+
4
+
EYE: TRANSITION BITS
OFFSET: –0.004
UIS: 8000; 639999, TOTAL: 8000; 639999
0.781
09
210
-050
Figure 67. AD9641-80 Digital Outputs Data Eye, Histogram, and Bathtub, External 100 Ω Terminations
–300
–100
–200
0
100
200
300
305
315
0
330
335
–0.5
0.5
TIME (ps)
ULS
400
600
200
0
–200
–400
–600
VO
L
T
A
G
E
(
m
V)
HEIGHT1: EYE DIAGRAM
PERIOD1: HISTOGRAM
WIDTH@BER1: BATHTUB
1
300k
250k
350k
400k
200k
100k
150k
50k
0
HI
T
S
310
320 325
100
10–2
10–4
10–6
10–8
10–10
10–12
10–14
BE
R
3
4
0.75
09
210
-06
8
EYE: TRANSITION BITS
OFFSET: –0.002
UIS: 8000; 1239996, TOTAL: 48000; 7439996
Figure 68. AD9641-155 Digital Outputs Data Eye, Histogram, and Bathtub, External 100 Ω Terminations
Table 12. Digital Output Coding
Code
(VIN+) (VIN), Input Span = 1.75 V p-p (V)
Digital Output Twos Complement ([D13:D0])
8191
+0.875
01 1111 1111 1111
0
0.00
00 0000 0000 0000
1
0.000107
11 1111 1111 1111
8192
0.875
10 0000 0000 0000
相關(guān)PDF資料
PDF描述
380LX121M400J012 CAP ALUM 120UF 400V 20% SNAP
DS9097U-S09# COM PORT ADAPTER
VI-2W0-EY CONVERTER MOD DC/DC 5V 50W
381LX101M450J022 CAP ALUM 100UF 450V 20% SNAP
VI-21H-EY CONVERTER MOD DC/DC 52V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9641-80KITZ 功能描述:BOARD EVAL FOR AD9641 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
AD9641BCPZ-155 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Trays 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP
AD9641BCPZ-80 功能描述:IC ADC 14BIT SRL 80MSPS 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
AD9641BCPZRL7-155 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP
AD9641BCPZRL7-80 功能描述:14 Bit Analog to Digital Converter 1 Input 1 Pipelined 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 位數(shù):14 采樣率(每秒):80M 輸入數(shù):1 輸入類(lèi)型:差分 數(shù)據(jù)接口:JESD204A 配置:S/H-ADC 無(wú)線(xiàn)電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):管線(xiàn) 參考類(lèi)型:內(nèi)部 電壓 - 電源,模擬:1.7 V ~ 1.9 V 電壓 - 電源,數(shù)字:1.7 V ~ 1.9 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:32-WFQFN 裸露焊盤(pán),CSP 供應(yīng)商器件封裝:32-LFCSP-WQ(5x5) 標(biāo)準(zhǔn)包裝:1,500