參數(shù)資料
型號： AD9627ABCPZ-150
廠商： Analog Devices Inc
文件頁數(shù)： 22/76頁
文件大?。?/td> 0K
描述： IC ADC 12BIT 150MSPS 64LFCSP
標準包裝： 1
位數(shù)： 12
采樣率（每秒）： 150M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 890mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤，CSP
供應商設備封裝： 64-LFCSP-VQ（9x9）
包裝： 托盤
輸入數(shù)目和類型： 4 個單端，單極；2 個差分，單極
AD9627
Rev. B | Page 29 of 76
External Reference Operation
The use of an external reference may be necessary to enhance
the gain accuracy of the ADC or improve thermal drift charac-
teristics. Figure 54 shows the typical drift characteristics of the
internal reference in 1.0 V mode.
2.5
–2.5
–40
TEMPERATURE (°C)
R
E
F
E
RE
NC
E
V
O
L
T
AG
E
RRO
R
(
m
V
)
2.0
1.5
1.0
0.5
0
–0.5
–1.0
–1.5
–2.0
–20
0
204060
80
06
57
1-
05
4
Figure 54. Typical VREF Drift
When the SENSE pin is tied to AVDD, the internal reference is
disabled, allowing the use of an external reference. An internal
reference buffer loads the external reference with an equivalent
6 kΩ load (see Figure 15). The internal buffer generates the
positive and negative full-scale references for the ADC core.
Therefore, the external reference must be limited to a maximum
of 1.0 V.
CLOCK INPUT CONSIDERATIONS
For optimum performance, the AD9627 sample clock inputs,
CLK+ and CLK, should be clocked with a differential signal.
The signal is typically ac-coupled into the CLK+ and CLK pins
via a transformer or capacitors. These pins are biased internally
(see Figure 55) and require no external bias.
1.2V
AVDD
2pF
CLK–
CLK+
0
65
71-
0
55
Figure 55. Equivalent Clock Input Circuit
Clock Input Options
The AD9627 has a very flexible clock input structure. Clock input
can be a CMOS, LVDS, LVPECL, or sine wave signal. Regardless of
the type of signal being used, clock source jitter is of the most
concern, as described in the Jitter Considerations section.
Figure 56 and Figure 57 show two preferred methods for clocking
the AD9627 (at clock rates up to 625 MHz). A low jitter clock
source is converted from a single-ended signal to a differential
signal using either an RF balun or an RF transformer.
The RF balun configuration is recommended for clock
frequencies between 125 MHz and 625 MHz, and the RF
transformer is recommended for clock frequencies from 10 MHz
to 200 MHz. The back-to-back Schottky diodes across the
transformer/balun secondary limit clock excursions into the
AD9627 to approximately 0.8 V p-p differential.
This helps prevent the large voltage swings of the clock from
feeding through to other portions of the AD9627 while preserving
the fast rise and fall times of the signal that are critical to a low
jitter performance.
0.1F
SCHOTTKY
DIODES:
HSMS2822
CLOCK
INPUT
50
100
CLK–
CLK+
ADC
AD9627
Mini-Circuits
ADT1–1WT, 1:1Z
XFMR
065
71
-05
6
Figure 56. Transformer-Coupled Differential Clock (Up to 200 MHz)
0.1F
1nF
CLOCK
INPUT
1nF
50
CLK–
CLK+
ADC
AD9627
SCHOTTKY
DIODES:
HSMS2822
06
57
1-
0
57
Figure 57. Balun-Coupled Differential Clock (Up to 625 MHz)
If a low jitter clock source is not available, another option is to
ac couple a differential PECL signal to the sample clock input
AD9513/AD9514/AD9515/AD9516 clock drivers offer excellent
jitter performance.
100
0.1F
240
240
PECL DRIVER
50k
50k
CLK–
CLK+
ADC
AD9627
CLOCK
INPUT
CLOCK
INPUT
AD951x
06
571-
0
58
Figure 58. Differential PECL Sample Clock (Up to 625 MHz)
A third option is to ac-couple a differential LVDS signal to the
sample clock input pins, as shown in Figure 59. The AD9510/
drivers offer excellent jitter performance.
100
0.1F
50k
50k
CLK–
CLK+
ADC
AD9627
CLOCK
INPUT
CLOCK
INPUT
AD951x
LVDS DRIVER
06
571-
0
59
Figure 59. Differential LVDS Sample Clock (Up to 625 MHz)
相關PDF資料
PDF描述
MS3100R18-11P CONN RCPT 5POS WALL MNT W/PINS
UP050CH110J-KFC CAP CER 11PF 50V 5% AXIAL
VE-21B-IV-B1 CONVERTER MOD DC/DC 95V 150W
VE-BTX-MX-F2 CONVERTER MOD DC/DC 5.2V 75W
EXP-0941/04/P CONN BOX MNT 4POS IP68 W/PINS
相關代理商/技術(shù)參數(shù)
參數(shù)描述
AD9627ABCPZ-80 功能描述:IC ADC 12BIT 80MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極
AD9627BCPZ-105 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 12-bit Parallel/LVDS 64-Pin LFCSP EP
AD9627BCPZ11-105 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD9627BCPZ11-150 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD9627BCPZ-125 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*