- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10534 > AD9608BCPZ-105 (Analog Devices Inc)IC ADC DUAL 10BIT 64-LFCSP PDF資料下載
參數資料
| 型號： | AD9608BCPZ-105 |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 21/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC DUAL 10BIT 64-LFCSP |
| 標準包裝： | 1 |
| 位數： | 10 |
| 采樣率（每秒）： | 105M |
| 數據接口： | LVDS，并聯(lián)，串行，SPI |
| 轉換器數目： | 2 |
| 電壓電源： | 模擬和數字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
| 輸入數目和類型： | 4 個單端，2 個差分 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9608
Rev. 0 | Page 28 of 40
Jitter Considerations
High speed, high resolution ADCs are sensitive to the quality
of the clock input. The degradation in SNR from the low fre-
quency SNR (SNRLF) at a given input frequency (fINPUT) due to
jitter (tJRMS) can be calculated by
SNRHF = 10 log[(2π × fINPUT × tJRMS)2 + 10
]
)
10
/
(
LF
SNR
In the previous equation, the rms aperture jitter represents the
clock input jitter specification. IF undersampling applications
are particularly sensitive to jitter, as illustrated in Figure 59.
80
75
70
65
60
55
50
45
1
10
100
1k
FREQUENCY (MHz)
S
N
R
(dB
FS
)
0.5ps
0.2ps
0.05ps
1.0ps
1.5ps
2.0ps
2.5ps
3.0ps
099
77-
065
Figure 59. SNR vs. Input Frequency and Jitter
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the AD9608.
To avoid modulating the clock signal with digital noise, keep
power supplies for clock drivers separate from the ADC output
driver supplies. Low jitter, crystal-controlled oscillators make the
best clock sources. If the clock is generated from another type of
source (by gating, dividing, or another method), it should be
retimed by the original clock at the last step.
For more information, see the AN-501 Application Note and the
AN-756 Application Note, available on www.analog.com.
CHANNEL/CHIP SYNCHRONIZATION
The AD9608 has a SYNC input that offers the user flexible
synchronization options for synchronizing sample clocks
across multiple ADCs. The input clock divider can be enabled
to synchronize on a single occurrence of the SYNC signal or on
every occurrence. The SYNC input is internally synchronized
to the sample clock; however, to ensure that there is no timing
uncertainty between multiple parts, the SYNC input signal should
be externally synchronized to the input clock signal, meeting the
setup and hold times shown in Table 5. Drive the SYNC input
using a single-ended CMOS-type signal.
POWER DISSIPATION AND STANDBY MODE
As shown in Figure 60, the analog core power dissipated by
the AD9608 is proportional to its sample rate. The digital
power dissipation of the CMOS outputs are determined
primarily by the strength of the digital drivers and the load
on each output bit.
The maximum DRVDD current (IDRVDD) can be calculated as
IDRVDD = VDRVDD × CLOAD × fCLK × N
where N is the number of output bits (22, in the case of the
AD9608).
This maximum current occurs when every output bit switches
on every clock cycle, that is, a full-scale square wave at the Nyquist
frequency of fCLK/2. In practice, the DRVDD current is estab-
lished by the average number of output bits switching, which
is determined by the sample rate and the characteristics of the
analog input signal.
Reducing the capacitive load presented to the output drivers can
minimize digital power consumption. The data in Figure 60 was
taken in CMOS mode using the same operating conditions as those
used for the power supplies and power consumption parameters
in Table 1, with a 5 pF load on each output driver.
40
90
140
190
240
0
0.01
0.02
0.03
0.04
0.05
0.06
0.07
0.08
0.09
0.10
5
2545
6585
105
125
PO
W
ER
(m
W
)
S
UP
P
LY
CURRE
NT
(
mA)
ENCODE RATE (Msps)
IAVDD
IDRVDD
TOTAL POWER
0
9977-
03
0
Figure 60. AD9608-125 Power and Current vs. Clock Rate
(1.8 V CMOS Output Mode)
40
90
140
190
240
0
0.01
0.02
0.03
0.04
0.05
0.06
0.07
0.08
0.09
5
152535455565758595
105
P
OWE
R
(
m
W)
S
UP
P
LY
CU
RRE
N
T
(m
A)
ENCODE RATE (Msps)
IAVDD
IDRVDD
TOTAL POWER
0997
7-
0
23
Figure 61. AD9608-105 Power and Current vs. Clock Rate
(1.8 V CMOS Output Mode)
相關PDF資料 |
PDF描述 |
|---|---|
| VI-BTK-IV-F2 | CONVERTER MOD DC/DC 40V 150W |
| LTC1278-5CSW#PBF | IC A/DCONV SAMPLNG W/SHTDN24SOIC |
| LTC1278-5CSW | IC A/DCONV SAMPLNG W/SHTDN24SOIC |
| VI-BTJ-IV-F4 | CONVERTER MOD DC/DC 36V 150W |
| AD7777ARZ | IC ADC 10BIT 4CH HS 28SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9608BCPZ-125 | 功能描述:IC ADC DUAL 10BIT 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯(lián) 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9608BCPZRL7-105 | 功能描述:IC ADC 10BIT 105MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯(lián) 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD9608BCPZRL7-125 | 功能描述:IC ADC 10BIT 125MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯(lián) 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
| AD9609 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS 1.8 V Analog-to-Digital Converter |
| AD9609-20EBZ | 功能描述:BOARD EVALUATION AD9609 20MSPS RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數轉換器 (ADC) 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數量:1 位數:12 采樣率（每秒）:94.4k 數據接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。