- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16854 > AD9551/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9951 PDF資料下載
參數(shù)資料
| 型號： | AD9551/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 23/40頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9951 |
| 設(shè)計資源： | AD9551 Schematic AD9551 BOM AD9551 Layout |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9551 |
| 主要屬性： | 2 輸入，2 輸出，VCO |
| 次要屬性： | 圖形用戶界面，USB 接口 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9551
Rev. B | Page 3 of 40
The AD9551 is easily configured using the external control pins
(A[3:0], B[3:0], and Y[3:0]). The logic state of these pins sets pre-
defined divider values that establish a specific input-to-output
frequency ratio. For applications requiring other frequency ratios,
the user can override any of the preconfigured divider settings
via the serial port, which enables a very wide range of
applications.
The AD9551 architecture consists of two cascaded PLL stages.
The first stage consists of fractional division (via SDM), followed
by a digital PLL that uses a crystal resonator-based DCXO. The
DCXO relies on an external crystal with a resonant frequency in
the range of 19.44 MHz to 52 MHz. The DCXO constitutes the
first PLL, which operates within a narrow frequency range
(±50 ppm) around the crystal resonant frequency. This PLL has
a loop bandwidth of approximately 180 Hz, providing initial jitter
cleanup of the input reference signal. The second stage is a fre-
quency multiplying PLL that translates the first stage output
frequency (in the range of 19.44 MHz to 104 MHz) up to
~3.7 GHz. This PLL incorporates an SDM-based fractional
feedback divider that enables fractional frequency multiplication.
Programmable integer dividers at the output of this second PLL
establish a final output frequency of up to 900 MHz.
It is important to understand that the architecture of the AD9551
produces an output frequency that is most likely not coherent
with the input reference frequency. The reason is that the input
and crystal frequencies typically are not harmonically related
and neither are the output and crystal frequencies. As a result,
there is generally no relationship between the phase of the input
and output signals.
The AD9551 includes reference signal processing blocks that
enable a smooth switching transition between two reference
inputs. This circuitry automatically detects the presence of the
reference input signals. If only one input is present, the device
uses it as the active reference. If both inputs are present, one
becomes the active reference and the other becomes the alter-
nate reference. The circuitry edge-aligns the backup reference
with the active reference. If the active reference fails, the circuitry
automatically switches to the backup reference (if available),
making it the new active reference. Meanwhile, if the failed
reference is once again available, it becomes the new backup
reference and is edge-aligned with the new active reference
(a precaution against failure of the new active reference).
If neither reference can be used, the AD9551 supports a holdover
mode. Note that the external crystal is necessary to provide the
switchover and holdover functionality. It is also the clock source
for the reference synchronization and monitoring functions.
The AD9551 relies on a single external capacitor for the output
PLL loop filter. With proper termination, the output is compatible
with LVPECL, LVDS, or CMOS logic levels, although the AD9551
is implemented in a strictly CMOS process.
The AD9551 operates over the extended industrial temperature
range of 40°C to +85°C.
FUNCTIONAL BLOCK DIAGRAM
19.44MHz MODE
P
F
D
VCO
P0
P1
N1
4/5
CHARGE
PUMP
SDM
N = 4N1 + N0
NA, MODA, FRACA
NB, MODB, FRACB
N, MOD, FRAC, P0, P1, P2
P2, P1, P0
N
FR
A
C
,M
O
D
TEST
MUX
fIF
fOUT1
LOCK
DETECT
LOOP
CONFIGURATION
DCXO
DIG.
LOOP
FILTER
P
F
D
REFERENCE
MONITOR
SAMPLE RATE
CONTROL
19.44MHz MODE
3
2
fOUT2 2
4
REGISTER BANK
PRECONFIGURED
DIVIDER VALUES
S
Y
NC
HR
O
NI
Z
AT
IO
N
A
ND
SW
IT
CH
O
V
ER
C
O
NT
R
O
L
NA
SDMA
NB
SDMB
f
fREFB
4 TO
11
1 TO
63
OUT1, OUT1
OUTPUT PLL
LOCKED
INPUT PLL
LOCKED
XTAL1 XTAL0
LF
REFA, REFA
REFB, REFB
A[3:0]
B[3:0]
Y[3:0]
SCLK, SDIO,
CS
OUT2, OUT2
1 TO
63
AD9551
3350MHz TO
4050MHz
P2
07
805
-0
02
Figure 2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MLF2012DR27M | INDUCTOR MULTILAYER .27UH 0805 |
| MLF2012DR22M | INDUCTOR MULTILAYER .22UH 0805 |
| MLF2012DR47M | INDUCTOR MULTILAYER .47UH 0805 |
| AD9510/PCBZ | BOARD EVALUATION FOR AD9510 |
| V110B36E150BL2 | CONVERTER MOD DC/DC 36V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9552 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Oscillator Frequency Upconverter |
| AD9552/PCBZ | 功能描述:BOARD EVALUATION FOR AD9552 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9552BCPZ | 功能描述:IC PLL CLOCK GEN LP 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| AD9552BCPZ | 制造商:Analog Devices 功能描述:IC PLL CLOCK GENERATOR 112.5MHZ LFCSP-32 |
| AD9552BCPZ-REEL7 | 功能描述:IC PLL CLOCK GEN LP 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。