- 您現在的位置：買賣IC網 > PDF目錄16534 > AD9518-4A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9518-4A PDF資料下載
參數資料
| 型號： | AD9518-4A/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 33/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD9518-4A |
| 設計資源： | AD9518 Schematics AD9518 Gerber Files AD9518-4 BOM |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9518-4A |
| 主要屬性： | 2 輸入，14 輸出，1.6GHz VCO |
| 次要屬性： | LVPECL 輸出邏輯 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Data Sheet
AD9518-4
Rev. B | Page 39 of 64
If the AD9518 clock outputs must be synchronized to each
other, a SYNC is required upon exiting power-down (see the
Synchronizing the Outputs—Sync Function section). A VCO
calibration is not required when exiting power-down.
PLL Power-Down
The PLL section of the AD9518 can be selectively powered down.
There are three PLL operating modes set by Register 0x010[1:0],
as shown in Table 44.
In asynchronous power-down mode, the device powers down as
soon as the registers are updated.
In synchronous power-down mode, the PLL power-down is
gated by the charge pump to prevent unwanted frequency jumps.
The device goes into power-down on the occurrence of the next
charge pump event after the registers are updated.
Distribution Power-Down
The distribution section can be powered down by writing
Register 0x230[1] = 1b. This turns off the bias to the distribution
section. If the LVPECL power-down mode is normal operation
(00b), it is possible for a low impedance load on that LVPECL
output to draw significant current during this power-down.
If the LVPECL power-down mode is set to 11b, the LVPECL
output is not protected from reverse bias and may be damaged
under certain termination conditions.
Individual Clock Output Power-Down
Any of the clock distribution outputs can be powered down
individually by writing to the appropriate registers. The register
map details the individual power-down settings for each output.
The LVPECL outputs have multiple power-down modes
(see Table 45), which give some flexibility in dealing with the
various output termination conditions. When the mode is set to
10b, the LVPECL output is protected from reverse bias to
2 VBE + 1 V. If the mode is set to 11b, the LVPECL output is
not protected from reverse bias and can be damaged under
certain termination conditions. This setting also affects the
operation when the distribution block is powered down with
Register 0x230[1] = 1b (see the Distribution Power-Down
section).
Individual Circuit Block Power-Down
Other AD9518 circuit blocks (such as CLK, REF1, and REF2)
can be powered down individually. This gives flexibility in
configuring the part for power savings whenever certain chip
functions are not needed.
相關PDF資料 |
PDF描述 |
|---|---|
| BA6920FP-Y | IC DRIVER REVERSE MOTOR HSOP25 |
| VE-JTW-EZ-S | CONVERTER MOD DC/DC 5.5V 25W |
| AD9518-2A/PCBZ | BOARD EVALUATION FOR AD9518-2A |
| FCBP110LD1L10 | CABLE 10.5GBPS 10M LASERWIRE |
| ADCLK946/PCBZ | KIT EVAL CLK BUFF ADCLK946 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9518-4BCPZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9518-4BCPZ-REEL7 | 制造商:Analog Devices 功能描述: |
| AD9520 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers |
| AD9520-0 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO |
| AD9520-0/PCBZ | 功能描述:BOARD EVAL AD9520-0 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購，3分鐘左右您將得到回復。