CP
參數(shù)資料
型號(hào): AD9517-2A/PCBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 45/80頁(yè)
文件大小: 0K
描述: BOARD EVALUATION FOR AD9517-2A
設(shè)計(jì)資源: AD9517 Eval Brd Schematics
AD9517 Gerber Files
AD9517-2 BOM
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9517-2A
主要屬性: 2 輸入,12 輸出,2.2GHz VCO
次要屬性: CMOS,LVPECL 和 LVDS 兼容
已供物品:
Data Sheet
AD9517-2
Rev. E | Page 5 of 80
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CHARGE PUMP (CP)
CPV is CP pin voltage; VCP is charge pump power supply voltage
ICP Sink/Source
Programmable
High Value
4.8
mA
With CPRSET = 5.1 k
Low Value
0.60
mA
Absolute Accuracy
2.5
%
CPV = VCP/2 V
CPRSET Range
2.7/10
k
ICP High Impedance Mode Leakage
1
nA
Sink-and-Source Current Matching
2
%
0.5 < CPV < VCP 0.5 V
ICP vs. CPV
1.5
%
0.5 < CPV < VCP 0.5 V
ICP vs. Temperature
2
%
CPV = VCP /2 V
PRESCALER (PART OF N DIVIDER)
See the
Prescaler Input Frequency
P = 1 FD
300
MHz
P = 2 FD
600
MHz
P = 3 FD
900
MHz
P = 2 DM (2/3)
200
MHz
P = 4 DM (4/5)
1000
MHz
P = 8 DM (8/9)
2400
MHz
P = 16 DM (16/17)
3000
MHz
P = 32 DM (32/33)
3000
MHz
Prescaler Output Frequency
300
MHz
A, B counter input frequency (prescaler input frequency
divided by P)
PLL DIVIDER DELAYS
Register 0x019: R, Bits[5:3]; N, Bits[2:0]; see Table 54
000
Off
ps
001
330
ps
010
440
ps
011
550
ps
100
660
ps
101
770
ps
110
880
ps
111
990
ps
NOISE CHARACTERISTICS
In-Band Phase Noise of the Charge
Pump/Phase Frequency Detector
(In-Band Is Within the LBW of the PLL)
The PLL in-band phase noise floor is estimated by measuring
the in-band phase noise at the output of the VCO and
subtracting 20 log(N) (where N is the value of the N divider)
At 500 kHz PFD Frequency
165
dBc/Hz
At 1 MHz PFD Frequency
162
dBc/Hz
At 10 MHz PFD Frequency
151
dBc/Hz
At 50 MHz PFD Frequency
143
dBc/Hz
PLL Figure of Merit (FOM)
220
dBc/Hz
Reference slew rate > 0.25 V/ns; FOM + 10 log(fPFD) is an approxi-
mation of the PFD/CP in-band phase noise (in the flat region)
inside the PLL loop bandwidth; when running closed-loop, the
phase noise, as observed at the VCO output, is increased by
20 log(N)
PLL DIGITAL LOCK DETECT WINDOW2
Signal available at LD, STATUS, and REFMON pins when selected
by appropriate register settings
Required to Lock (Coincidence of Edges)
Selected by Register 0x017[1:0] and Register 0x018[4]
Low Range (ABP 1.3 ns, 2.9 ns)
3.5
ns
Register 0x017[1:0] = 00b, 01b, 11b; Register 0x018[4] = 1b
High Range (ABP 1.3 ns, 2.9 ns)
7.5
ns
Register 0x017[1:0] = 00b, 01b, 11b; Register 0x018[4] = 0b
High Range (ABP 6.0 ns)
3.5
ns
Register 0x017[1:0] = 10b; Register 0x018[4] = 0b
To Unlock After Lock (Hysteresis)2
Low Range (ABP 1.3 ns, 2.9 ns)
7
ns
Register 0x017[1:0] = 00b, 01b, 11b; Register 0x018[4] = 1b
High Range (ABP 1.3 ns, 2.9 ns)
15
ns
Register 0x017[1:0] = 00b, 01b, 11b; Register 0x018[4] = 0b
High Range (ABP 6.0 ns)
11
ns
Register 0x017[1:0] = 10b; Register 0x018[4] = 0b
1
REFIN and REFIN self-bias points are offset slightly to avoid chatter on an open input condition.
2
For reliable operation of the digital lock detect, the period of the PFD frequency must be greater than the unlock-after-lock time.
相關(guān)PDF資料
PDF描述
VI-J00-EZ-S CONVERTER MOD DC/DC 5V 25W
ILC0402ER15NK INDUCTOR CER 15NH 0402
SP1210R-473K INDUCTOR PWR SHIELDED 47.0UH SMD
MCP121T-300E/TT IC SUPERVISOR 2.93V LOW SOT-23B
AD9517-4A/PCBZ BOARD EVALUATION FOR AD9517-4A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9517-2BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9517-2BCPZ-REEL7 制造商:Analog Devices 功能描述:
AD9517-2BCPZ-TR 制造商:Analog Devices 功能描述:OUPUT CLOCK GENERATOR WITH 2.2HZ VCO - Tape and Reel
AD9517-3 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Output Clock Generator with Integrated 2.0 GHz VCO
AD9517-3A/PCBZ 功能描述:BOARD EVALUATION FOR AD9517-3A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源