- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄373963 > AD9483 (Analog Devices, Inc.) Triple 8-Bit, 140 MSPS A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9483 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Triple 8-Bit, 140 MSPS A/D Converter |
| 中文描述： | 三8位，140 MSPS的A / D轉(zhuǎn)換 |
| 文件頁(yè)數(shù)： | 5/26頁(yè) |
| 文件大?。?/td> | 319K |
| 代理商： | AD9483 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)
AD9483
–5–
REV. A
PIN FUNCTION DESCRIPTIONS
Pin Number
Name
Function
1, 6, 7, 10, 20, 30, 40, 50,
60, 70, 73, 77, 78, 80, 81,
95, 96, 100
2
3
4
5
8
9
11, 21, 31, 41, 51, 61, 71
79, 82, 83, 93, 94, 98, 99
12–19
22–29
32–39
42–49
52–59
62–69
72
74
GND
ENCODE
ENCODE
DS
DS
DCO
DCO
V
DD
V
CC
D
B
B
7
–D
B
B
0
D
B
A
7
–D
B
A
0
D
G
B
7
–D
G
B
0
D
G
A
7
–D
G
A
0
D
R
B
7
–D
R
B
0
D
R
A
7
–D
R
A
0
NC
OMS
Ground
Encode clock for ADC (ADC samples on rising edge of ENCODE).
Encode clock complement (ADC samples on falling edge of
ENCODE
).
Data Sync Aligns output channels in Dual-Channel mode.
Data Sync complement.
Data Clock Output. Clock output at Channel A data rate.
Data Clock Output complement.
Output Power Supply. Nominally 3.3 V.
Converter Power Supply. Nominally 5.0 V.
Digital Outputs of Converter “B,” Channel B. D
B
B
7
is the MSB.
Digital Outputs of Converter “B,” Channel A. D
B
A
7
is the MSB.
Digital Outputs of Converter “G,” Channel B. D
G
B
7
is the MSB.
Digital Outputs of Converter “G,” Channel A. D
G
A
7
is the MSB.
Digital Outputs of Converter “R,” Channel B. D
R
B
7
is the MSB.
Digital Outputs of Converter “R,” Channel A. D
R
A
7
is the MSB.
No Connect.
Selects Single Channel or Dual Channel output mode, (HIGH = single,
LOW = demuxed).
Selects interleaved or parallel output mode, (HIGH = interleaved, LOW = parallel).
Power-Down and Three-State Select (HIGH = power-down).
Analog Input Complement for Converter “R.”
Analog Input True for Converter “R.”
Reference Input for Converter “R” (+2.5 V Typical,
±
10%).
Analog Input Complement for Converter “G.”
Analog Input True for Converter “G.”
Reference Input for Converter “G” (+2.5 V Typical,
±
10%).
Analog Input Complement for Converter “B.”
Analog Input True for Converter “B.”
Reference Input for Converter “B” (+2.5 V Typical,
±
10%).
Internal Reference Output (+2.5 V Typical); Bypass with 0.01
μ
F to Ground.
75
76
84
85
86
87
88
89
90
91
92
97
I/P
PD
R AIN
R AIN
R REF IN
G AIN
G AIN
G REF IN
B AIN
B AIN
B REF IN
REF OUT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9500 | Digitally Programmable Delay Generator |
| AD9500BP | Digitally Programmable Delay Generator |
| AD9500BQ | Digitally Programmable Delay Generator |
| AD9500TE | Digitally Programmable Delay Generator |
| AD9500TQ | Digitally Programmable Delay Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9483/PCB | 制造商:Analog Devices 功能描述: |
| AD9483KS-100 | 制造商:Analog Devices 功能描述:ADC Triple Flash 100Msps 8-bit Parallel 100-Pin MQFP 制造商:Analog Devices 功能描述:ADC TRIPLE FLASH 100MSPS 8BIT PARALLEL 100MQFP - Trays |
| AD9483KS-140 | 制造商:Analog Devices 功能描述:Triple ADC Flash 140Msps 8-bit Parallel 100-Pin MQFP 制造商:Analog Devices 功能描述:ADC TRIPLE FLASH 140MSPS 8BIT PARALLEL 100MQFP - Trays |
| AD9484 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 500 MSPS, 1.8 V Analog-to-Digital Converter Excellent linearity |
| AD9484-500EBZ | 功能描述:BOARD EVAL W/AD9484BCPZ-500 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。