- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9778 > AD9411BSVZ-200 (Analog Devices Inc)IC ADC 10BIT 200MSPS 100TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9411BSVZ-200 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 10/28頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 200MSPS 100TQFP |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 200M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 1.59W |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 托盤(pán) |
| 輸入數(shù)目和類型： | 1 個(gè)差分，單極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD9411
Data Sheet
Rev. B | Page 18 of 28
APPLICATION NOTES
The AD9411 architecture is optimized for high speed and ease
of use. The analog inputs drive an integrated high bandwidth
track-and-hold circuit that samples the signal prior to quantiza-
tion by the 10-bit core. For ease of use, the part includes an on-
board reference and input logic that accepts TTL, CMOS, or
LVPECL levels. The digital output’s logic levels are LVDS
(ANSI-644) compatible.
CLOCK INPUT
Any high speed A/D converter is extremely sensitive to the
quality of the sampling clock provided by the user. A track-and-
hold circuit is essentially a mixer, and any noise, distortion, or
timing jitter on the clock is combined with the desired signal at
the A/D output. For this reason, considerable care has been
taken in the design of the clock inputs of the AD9411, and the
user is advised to give careful thought to the clock source.
The AD9411 has an internal clock duty cycle stabilization
circuit that locks to the rising edge of CLK+ and optimizes
timing internally. This allows a wide range of input duty cycles
at the input without degrading performance. Jitter in the rising
edge of the input is still of paramount concern and is not
reduced by the internal stabilization circuit. The duty cycle
control loop does not function for clock rates less than 30 MHz
nominally. The time constant associated with the loop should
be considered in applications where the clock rate changes
dynamically, requiring a wait time of 1.5 μs to 5 μs after a
dynamic clock frequency increase before valid data is available.
This circuit is always on and cannot be disabled by the user.
The clock inputs are internally biased to 1.5 V (nominal) and
support either differential or single-ended signals. For best
dynamic performance, a differential signal is recommended. An
MC100LVEL16 performs well in the circuit to drive the clock
inputs, as illustrated in Figure 39. Note that for this low voltage
PECL device, the ac coupling is optional.
04530-A
-017
AD9411
CLK+
0.1
F
0.1
F
510
510
PECL
GATE
CLK–
Figure 39. Driving Clock Inputs with LVEL16
Table 7. Output Select Coding1
S1 (Data Format
Select)
S5 (Full-Scale
Select)2
Mode
1
X
Twos Complement
0
X
Offset Binary
X
1
Full Scale = 0.768 V
X
0
Full Scale = 1.536 V
1 X = Don’t Care.
2 S5 full-scale adjust (refer to the Analog Input section).
ANALOG INPUT
The analog input to the AD9411 is a differential buffer. For best
dynamic performance, impedances at VIN+ and VIN– should
match. The analog input is optimized to provide superior wide-
band performance and requires that the analog inputs be driven
differentially. SNR and SINAD performance degrades signifi-
cantly if the analog input is driven with a single-ended signal.
A wideband transformer, such as Mini-Circuits’ ADT1-1WT,
can provide the differential analog inputs for applications that
require a single-ended-to-differential conversion. Both analog
inputs are self-biased by an on-chip resistor divider to a
nominal 2.8 V (refer to the Equivalent Circuits section). Note
that the input common-mode can be overdriven by
approximately +/150 mV around the self-bias point, as shown
in Figure 42.
Special care was taken in the design of the analog input section
of the AD9411 to prevent damage and corruption of data when
the input is overdriven. The nominal differential input range is
approximately 1.5 V p-p ~ (768 mV × 2). Note that the best
performance is achieved with S5 = 0 (full-scale = 1.5). See
04530-0-041
S5 = GND
VIN+
2.8V
768mV
2.8V
VIN–
DIGITALOUT = ALL 1s
DIGITALOUT = ALL 0s
Figure 40. Differential Analog Input Range
OBSOLETE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX3241EWI+T | IC TXRX RS-232 LP 28-SOIC |
| VI-2NW-IU-F4 | CONVERTER MOD DC/DC 5.5V 200W |
| SY10E116JY TR | IC LINE RCVR QUINT DIFF 28-PLCC |
| MAX233ACWP+TG36 | IC RS-232 DRVR/RCVR 20-SOIC |
| VE-244-MX-F4 | CONVERTER MOD DC/DC 48V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ad9411pcb | 制造商:Analog Devices 功能描述: |
| AD9430 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 170 MSPS 3.3V A/D Converter |
| AD9430/PCB-CMOS | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 170 MSPS 3.3V A/D Converter |
| AD9430_10 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 170/210 MSPS 3.3 V A/D Converter |
| AD9430BSV-170 | 制造商:Analog Devices 功能描述:ADC Single Pipelined 170Msps 12-bit Parallel 100-Pin TQFP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 12-BIT ADC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。