- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10350 > AD9280ARSZRL (Analog Devices Inc)IC ADC 8BIT CMOS 32MSPS 28SSOP PDF資料下載
參數(shù)資料
| 型號： | AD9280ARSZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 8BIT CMOS 32MSPS 28SSOP |
| 產品變化通告： | AD9280 Pin Configuration Description Change 21/Apr/2010 |
| 標準包裝： | 1,500 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 32M |
| 數(shù)據接口： | 并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 110mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 28-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
AD9280
–6–
DEFINITIONS OF SPECIFICATIONS
Integral Nonlinearity (INL)
Integral nonlinearity refers to the deviation of each individual
code from a line drawn from “zero” through “full scale.” The
point used as “zero” occurs 1/2 LSB before the first code transi-
tion. “Full scale” is defined as a level 1 1/2 LSB beyond the last
code transition. The deviation is measured from the center of
each particular code to the true straight line.
Differential Nonlinearity (DNL, No Missing Codes)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. It is often
specified in terms of the resolution for which no missing codes
(NMC) are guaranteed.
Typical Characterization Curves
CODE OFFSET
1.0
0.5
–1.0
0
240
32
DNL
64
96
128
160
192
224
0
–0.5
Figure 3. Typical DNL
CODE OFFSET
1.0
INL
0.5
–1.0
0
240
32
64
96
128
160
192
224
0
–0.5
Figure 4. Typical INL
Offset Error
The first transition should occur at a level 1 LSB above “zero.”
Offset is defined as the deviation of the actual first code transi-
tion from that point.
Gain Error
The first code transition should occur for an analog value 1 LSB
above nominal negative full scale. The last transition should
occur for an analog value 1 LSB below the nominal positive full
scale. Gain error is the deviation of the actual difference be-
tween first and last code transitions and the ideal difference
between the first and last code transitions.
Pipeline Delay (Latency)
The number of clock cycles between conversion initiation and
the associated output data being made available. New output
data is provided every rising edge.
INPUT FREQUENCY – Hz
60
55
20
1.00E+05
1.00E+08
1.00E+06
1.00E+07
50
45
25
40
35
30
SNR–
dB
–0.5 AMPLITUDE
–6.0 AMPLITUDE
–20.0 AMPLITUDE
Figure 5. SNR vs. Input Frequency
60
55
20
1.00E+05
1.00E+08
1.00E+06
SINAD
–
dB
1.00E+07
50
45
25
40
35
30
INPUT FREQUENCY – Hz
–0.5 AMPLITUDE
–6.0 AMPLITUDE
–20.0 AMPLITUDE
Figure 6. SINAD vs. Input Frequency
(AVDD = +3 V, DRVDD = +3 V, FS = 32 MHz (50% Duty Cycle), MODE = AVDD, 2 V Input
Span from 0.5 V to 2.5 V, External Reference, unless otherwise noted)
REV. E
相關PDF資料 |
PDF描述 |
|---|---|
| VI-BWB-IV-F4 | CONVERTER MOD DC/DC 95V 150W |
| VI-BNY-IU-F4 | CONVERTER MOD DC/DC 3.3V 132W |
| MAX97220AETE+T | IC LINE DVR/HEADPHONE AMP 16TQFN |
| VI-JTM-MX | CONVERTER MOD DC/DC 10V 75W |
| VI-J5N-MX-F3 | CONVERTER MOD DC/DC 18.5V 75W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9280-EB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9280 - Bulk |
| AD9280JRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 8-Bit |
| AD9280JRSRL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 8-Bit |
| AD9281 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Channel 8-Bit Resolution CMOS ADC |
| AD9281ARS | 功能描述:IC ADC 8BIT DUAL CMOS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。