- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9500 > AD9272BSVZ-40 (Analog Devices Inc)IC ADC OCT 12BIT 40MSPS 100-TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9272BSVZ-40 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC OCT 12BIT 40MSPS 100-TQFP |
| 設計資源： | Powering AD9272 with ADP5020 Switching Regulator PMU for Increased Efficiency (CN0135) |
| 特色產品： | AD9272: Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
| 標準包裝： | 1 |
| 類型： | AAF，ADC，交叉點開關，LNA，VGA |
| 分辨率（位）： | 12 b |
| 采樣率（每秒）： | 40M |
| 數(shù)據接口： | 串行 |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 1.8V，3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應商設備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 托盤 |
| 產品目錄頁面： | 780 (CN2011-ZH PDF) |
| 配用： | AD9272-65EBZ-ND - BOARD EVAL AD9272 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9272
Rev. C | Page 29 of 44
0
0.1
0.2
0.3
0.4
0.5
0.6
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
IN
P
U
T
FU
L
S
C
A
L
E
(
V
p-
p)
GAIN+ (V)
PGA GAIN = 21dB
07
02
9-
1
78
PGA GAIN = 30dB
PGA GAIN = 27dB
PGA GAIN = 24dB
Figure 48. LNA with 17.9 dB Gain Setting/VGA Full-Scale Limitations
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.9
0.8
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
IN
P
U
T
FU
L
S
C
A
L
E
(
V
p-
p)
GAIN+ (V)
PGA GAIN = 21dB
PGA GAIN = 30dB
07
02
9-
1
79
PGA GAIN = 24dB
PGA GAIN = 27dB
Figure 49. LNA with 21.3 dB Gain Setting/VGA Full-Scale Limitations
Variable Gain Amplifier
The differential X-AMP VGA provides precise input attenuation
and interpolation. It has a low input-referred noise of 3.8 nV/√Hz
and excellent gain linearity. A simplified block diagram is shown in
VIP
GAIN±
3dB
VIN
gm
POSTAMP
+
–
GAIN INTERPOLATOR
07
02
9-
07
8
Figure 50. Simplified VGA Schematic
The input of the VGA is a 14-stage differential resistor ladder with
3.5 dB per tap. The resulting total gain range is 42 dB, which
allows for range loss at the endpoints. The effective input resistance
per side is 180 Ω nominally for a total differential resistance of
360 Ω. The ladder is driven by a fully differential input signal from
the LNA. LNA outputs are dc-coupled to avoid external decoupling
capacitors. The common-mode voltage of the attenuator and the
VGA is controlled by an amplifier that uses the same midsupply
voltage derived in the LNA, permitting dc coupling of the LNA
to the VGA without introducing large offsets due to common-
mode differences. However, any offset from the LNA becomes
amplified as the gain increases, producing an exponentially
increasing VGA output offset.
The input stages of the X-AMP are distributed along the ladder,
and a biasing interpolator, controlled by the gain interface, deter-
mines the input tap point. With overlapping bias currents, signals
from successive taps merge to provide a smooth attenuation range
from 42 dB to 0 dB. This circuit technique results in linear-in-dB
gain law conformance and low distortion levels—only deviating
±0.5 dB or less from the ideal. The gain slope is monotonic with
respect to the control voltage and is stable with variations in
process, temperature, and supply.
The X-AMP inputs are part of a programmable gain feedback
amplifier that completes the VGA. Its bandwidth is approximately
100 MHz. The input stage is designed to reduce feedthrough to
the output and to ensure excellent frequency response uniformity
across the gain setting.
Gain Control
The gain control interface, GAIN±, is a differential input. VGAIN
varies the gain of all VGAs through the interpolator by selecting
the appropriate input stages connected to the input attenuator.
For GAIN at 0.8 V, the nominal GAIN+ range for 28.5 dB/V is
0 V to 1.6 V, with the best gain linearity from about 0.16 V to
1.44 V, where the error is typically less than ±0.5 dB. For
GAIN+ voltages greater than 1.44 V and less than 0.16 V, the
error increases. The value of GAIN+ can exceed the supply
voltage by 1 V without gain foldover.
Gain control response time is less than 750 ns to settle within 10%
of the final value for a change from minimum to maximum gain.
There are two ways in which the GAIN+ and GAIN pins can
be interfaced. Using a single-ended method, a Kelvin type of
connection to ground can be used as shown in Figure 51. For
driving multiple devices, it is preferable to use a differential
method, as shown in Figure 52. In either method, the GAIN+
and GAIN pins should be dc-coupled and driven to accom-
modate a 1.6 V full-scale input.
AD9272
GAIN+
GAIN–
100
0V TO 1.6V DC
50
0.01F
KELVIN
CONNECTION
07
02
9-
1
09
Figure 51. Single-Ended GAIN± Pins Configuration
相關PDF資料 |
PDF描述 |
|---|---|
| VE-B4J-MY-S | CONVERTER MOD DC/DC 36V 50W |
| MAX199BCNI+ | IC DAS 12BIT 8CH 28-DIP |
| VE-B44-MY-S | CONVERTER MOD DC/DC 48V 50W |
| MS3124P22-55S | CONN RCPT 55POS JAM NUT W/SCKT |
| MS27508E24F61PA | CONN RCPT 61POS BOX MNT W/PINS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9272BSVZ-401 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
| AD9272BSVZ-65 | 功能描述:IC ADC OCT 12BIT 65MSPS 100-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率（位）:12 b 采樣率（每秒）:1M 數(shù)據接口:串行，并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應商設備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
| AD9272BSVZ-651 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
| AD9272BSVZ-80 | 功能描述:IC ADC OCT 12BIT 80MSPS 100-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率（位）:12 b 采樣率（每秒）:1M 數(shù)據接口:串行，并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應商設備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
| AD9272BSVZ-801 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
發(fā)布緊急采購，3分鐘左右您將得到回復。