參數(shù)資料
型號： AD9253TCPZ-125EP
廠商： Analog Devices Inc
文件頁數(shù)： 18/40頁
文件大?。?/td> 0K
描述： IC ADC 14BIT SRL 125MSPS 48LFCSP
標(biāo)準包裝： 1
位數(shù)： 14
采樣率（每秒）： 125M
數(shù)據(jù)接口： LVDS，串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
功率耗散（最大）： 540mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： *
封裝/外殼： *
供應(yīng)商設(shè)備封裝： *
包裝： 托盤
輸入數(shù)目和類型： 4 個差分，雙極
Data Sheet
AD9253
Rev. 0 | Page 25 of 40
80
55
40
60
S
NRF
S
(
d
B
F
S
)
DUTY CYCLE (%)
10
065
-06
9
60
65
70
75
42
44
46
48
50
52
54
56
58
SNRFS (DCS OFF)
SNRFS (DCS ON)
bypass the CLK pin to ground with a 0.1 μF capacitor (see
Input Clock Divider
The AD9253 contains an input clock divider with the ability
to divide the input clock by integer values between 1 and 8.
The AD9253 clock divider can be synchronized using the
external SYNC input. Bit 0 and Bit 1 of Register 0x109 allow the
clock divider to be resynchronized on every SYNC signal or
only on the first SYNC signal after the register is written. A
valid SYNC causes the clock divider to reset to its initial state.
This synchronization feature allows multiple parts to have their
clock dividers aligned to guarantee simultaneous input sampling.
Clock Duty Cycle
Figure 64. SNR vs. DCS On/Off
Typical high speed ADCs use both clock edges to generate a vari-
ety of internal timing signals and, as a result, may be sensitive to
clock duty cycle. Commonly, a ±5% tolerance is required on the
clock duty cycle to maintain dynamic performance characteristics.
Jitter in the rising edge of the input is still of concern and is not
easily reduced by the internal stabilization circuit. The duty
cycle control loop does not function for clock rates less than
20 MHz, nominally. The loop has a time constant associated
with it that must be considered in applications in which the
clock rate can change dynamically. A wait time of 1.5 μs to 5 μs
is required after a dynamic clock frequency increase or decrease
before the DCS loop is relocked to the input signal.
The AD9253 contains a duty cycle stabilizer (DCS) that retimes
the nonsampling (falling) edge, providing an internal clock
signal with a nominal 50% duty cycle. This allows the user to
provide a wide range of clock input duty cycles without affecting
the performance of the AD9253. Noise and distortion perform-
ance are nearly flat for a wide range of duty cycles with the DCS
on, as shown in Figure 64.
100
0.1F
240
50k
CLK–
CLK+
CLOCK
INPUT
CLOCK
INPUT
ADC
AD951x
PECL DRIVER
100
65-
066
Figure 65. Differential PECL Sample Clock (Up to 1 GHz)
100
0.1F
50k
CLK–
CLK+
ADC
CLOCK
INPUT
CLOCK
INPUT
AD951x
LVDS DRIVER
100
65-
067
Figure 66. Differential LVDS Sample Clock (Up to 1 GHz)
OPTIONAL
100
0.1F
501
150 RESISTOR IS OPTIONAL.
CLK–
CLK+
ADC
VCC
1k
CLOCK
INPUT
AD951x
CMOS DRIVER
100
65-
0
68
Figure 67. Single-Ended 1.8 V CMOS Input Clock (Up to 200 MHz)
相關(guān)PDF資料
PDF描述
AD9257BCPZ-65 IC ADC 14BIT SRL 65MSPS 64LFCSP
AD9258BCPZ-125 IC ADC 14BIT 125MSPS DL 64LFCSP
AD9259ABCPZRL7-50 IC ADC 14BIT SRL 50MSPS 48LFCSP
AD9260ASZRL IC ADC 16BIT 2.5MHZ 44MQFP
AD9262BCPZ-10 IC ADC 16BIT 10MHZ 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9253TCPZR7-125EP 制造商:Analog Devices 功能描述:14 BIT 125MSPS QUAD ADC 制造商:Analog Devices 功能描述:14 BIT 125MSPS QUAD ADC - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 125MSPS 48LFCSP 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 14 Bit 125Msps Quad ADC 制造商:Analog Devices 功能描述:CONVERTER - ADC
AD9254 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 150 MSPS, 1.8 V Analog-to-Digital Converter
AD9254-150EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD9254 - Bulk 制造商:Analog Devices 功能描述:EVALUATION CARD ((NS))
AD9254-150EBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 150 MSPS, 1.8 V Analog-to-Digital Converter
AD9254BCPZ-150 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 1.8V 14Bit 150 MSPS ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*