參數(shù)資料
型號(hào)： AD9238BSTZRL-40
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 10/48頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT DUAL 40MSPS 64LQFP
標(biāo)準(zhǔn)包裝： 2,000
位數(shù)： 12
采樣率（每秒）： 40M
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 330mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 64-LQFP
供應(yīng)商設(shè)備封裝： 64-LQFP（7x7）
包裝： 帶卷 (TR)
輸入數(shù)目和類(lèi)型： 4 個(gè)單端，單極；2 個(gè)差分，單極
配用： AD9238BCP-65EBZ-ND - BOARD EVAL WITH AD9238BCP-65
AD9238
Rev. C | Page 18 of 48
A single channel can be powered down for moderate power
savings. The powered-down channel shuts down internal
circuits, but both the reference buffers and shared reference
remain powered on. Because the buffer and voltage reference
remain powered on, the wake-up time is reduced to several
clock cycles.
POWER DISSIPATION AND STANDBY MODE
The power dissipated by the AD9238 is proportional to its
sampling rates. The digital (DRVDD) power dissipation is
determined primarily by the strength of the digital drivers and
the load on each output bit. The digital drive current can be
calculated by
DIGITAL OUTPUTS
IDRVDD = VDRVDD × CLOAD × fCLOCK × N
The AD9238 output drivers can be configured to interface with
2.5 V or 3.3 V logic families by matching DRVDD to the digital
supply of the interfaced logic. The output drivers are sized to
provide sufficient output current to drive a wide variety of logic
families. However, large drive currents tend to cause current
glitches on the supplies that may affect converter performance.
Applications requiring the ADC to drive large capacitive loads
or large fanouts may require external buffers or latches.
where N is the number of bits changing, and CLOAD is the average
load on the digital pins that changed.
The analog circuitry is optimally biased so that each speed
grade provides excellent performance while affording reduced
power consumption. Each speed grade dissipates a baseline
power at low sample rates that increases with clock frequency.
Either channel of the AD9238 can be placed into standby mode
independently by asserting the PDWN_A or PDWN_B pins.
The data format can be selected for either offset binary or twos
complement. See the Data Format section for more information.
It is recommended that the input clock(s) and analog input(s)
remain static during either independent or total standby, which
results in a typical power consumption of 1 mW for the ADC.
Note that if DCS is enabled, it is mandatory to disable the clock
of an independently powered-down channel. Otherwise,
significant distortion results on the active channel. If the clock
inputs remain active while in total standby mode, typical power
dissipation of 12 mW results.
TIMING
The AD9238 provides latched data outputs with a pipeline delay
of seven clock cycles. Data outputs are available one propa-
gation delay (tPD) after the rising edge of the clock signal. Refer
to Figure 2 for a detailed timing diagram.
The internal duty cycle stabilizer can be enabled on the AD9238
using the DCS pin. This provides a stable 50% duty cycle to
internal circuits.
The minimum standby power is achieved when both channels
are placed into full power-down mode (PDWN_A = PDWN_B =
HI). Under this condition, the internal references are powered
down. When either or both of the channel paths are enabled after a
power-down, the wake-up time is directly related to the recharging
of the REFT and REFB decoupling capacitors and to the duration
of the power-down. Typically, it takes approximately 5 ms to
restore full operation with fully discharged 0.1 μF and 10 μF
decoupling capacitors on REFT and REFB.
The length of the output data lines and loads placed on them
should be minimized to reduce transients within the AD9238.
These transients can detract from the converter’s dynamic
performance. The lowest typical conversion rate of the AD9238
is 1 MSPS. At clock rates below 1 MSPS, dynamic performance
may degrade.
B–8
A–7
B–7
A–6
B–6
A–5
B–5
A–4
B–4
A–3
B–3
A–2
B–2
A–1
B–1
A0
B0
A1
A–1
A0
A1
A2
A3
A4
A5
A6
A7
A8
B–1
B0
B1
B2
B3
B4
B5
B6
B7
B8
ANALOG INPUT
ADC A
ANALOG INPUT
ADC B
CLK_A = CLK_B =
MUX_SELECT
D0_A TO
D11_A
tPD
02640-066
Figure 34. Multiplexed Data Format Using the Channel A Output and the Same Clock Tied to CLK_A, CLK_B, and MUX_SELECT
相關(guān)PDF資料
PDF描述
SP3249EEY-L/TR IC TXRX RS232 INTELLIGNT 24TSSOP
CXS3106A188P CONN PLUG 8POS STRGHT PIN
D6MBAU CONN RCPT MALE 6PIN BLACK/GOLD
CXC3106A1819P CONN PLUG 10POS STRGHT PIN
AD9238BCPZRL-40 IC ADC 12BIT DUAL 40MSPS 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9238BSTZRL-65 功能描述:IC ADC 12BIT DUAL 65MSPS 64LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端，雙極
AD9238XST 制造商:Analog Devices 功能描述:DUAL 12-BIT, 20/40/65 MSPS, 3 V A/D CONVERTER - Bulk
AD9239 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Quad, 12-Bit, 170 MSPS/210 MSPS/250 MSPS Serial Output 1.8 V ADC
AD9239-250EBZ 制造商:Analog Devices 功能描述:QUAD 12 BIT 250 MSPS SERIAL AD 制造商:Analog Devices 功能描述:QUAD 12 BIT 250 MSPS SERIAL ADC - Boxed Product (Development Kits)
AD9239-250KITZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Quad 12 Bit 250 MSPS Serial ADC-Evl Brd RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類(lèi)型: 信噪比: 接口類(lèi)型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*