At VDD = 5.0 V, V
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� AD8555ACPZ-REEL7
寤犲晢锛� Analog Devices Inc
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 22/28闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC AMP CHOPPER 2MHZ 10MA 16LFCSP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
绯诲垪锛� DigiTrim®
鏀惧ぇ鍣ㄩ鍨嬶細 鏂疯矾鍣紙闆舵紓绉伙級
闆昏矾鏁�(sh霉)锛� 1
杞�(zhu菐n)鎻涢€熺巼锛� 1.2 V/µs
澧炵泭甯跺绌嶏細 2MHz
闆绘祦 - 杓稿叆鍋忓锛� 16nA
闆诲 - 杓稿叆鍋忕Щ锛� 2µV
闆绘祦 - 闆绘簮锛� 2mA
闆绘祦 - 杓稿嚭 / 閫氶亾锛� 10mA
闆诲 - 闆绘簮锛屽柈璺�/闆欒矾(±)锛� 2.7 V ~ 5.5 V
宸ヤ綔婧害锛� -40°C ~ 125°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 16-VQFN 瑁搁湶鐒婄洡锛孋SP
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 16-LFCSP-VQ
鍖呰锛� 妯�(bi膩o)婧�(zh菙n)鍖呰
鐢�(ch菐n)鍝佺洰閷勯爜(y猫)闈細 771 (CN2011-ZH PDF)
鍏跺畠鍚嶇ū锛� AD8555ACPZ-REEL7DKR
AD8555
Rev. A | Page 3 of 28
ELECTRICAL SPECIFICATIONS
At VDD = 5.0 V, VSS = 0.0 V, VCM = 2.5 V, VO = 2.5 V, 40掳C 鈮� TA 鈮� +125掳C, unless otherwise specified.
Table 1.
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
INPUT STAGE
Input Offset Voltage
VOS
2
10
渭V
Input Offset Voltage Drift
TCVOS
25
65
nV/掳C
Input Bias Current
IB
TA = 25掳C
12
16
22
nA
25
nA
Input Offset Current
IOS
TA = 25掳C
0.2
1
nA
1.5
nA
Input Voltage Range
0.6
3.8
V
Common-Mode Rejection Ratio
CMRR
VCM = 0.9 V to 3.6 V, AV = 70
80
92
dB
VCM = 0.9 V to 3.6 V, AV = 1,280
96
112
dB
Linearity
VO = 0.2 V to 3.4 V
20
ppm
VO = 0.2 V to 4.8 V
1000
ppm
Differential Gain Accuracy
Second Stage Gain = 17.5 to 100
0.35
1.6
%
Second Stage Gain = 140 to 200
0.5
2.5
%
Differential Gain Temperature Coefficient
Second Stage Gain = 17.5 to 100
15
40
ppm/掳C
Second Stage Gain = 140 to 200
40
100
ppm/掳C
RF
14
18
22
k惟
RF Temperature Coefficient
700
ppm/掳C
DAC
Accuracy
AV = 70, Offset Codes = 8 to 248
0.7
0.8
%
Ratiometricity
AV = 70, Offset Codes = 8 to 248
50
ppm
Output Offset
AV = 70, Offset Codes = 8 to 248
5
35
mV
Temperature Coefficient
3.3
15
ppm FS/掳C
VCLAMP
Input Bias Current
TA = 25掳C, VCLAMP = 5 V
200
nA
500
nA
Input Voltage Range
1.25
4.94
V
OUTPUT BUFFER STAGE
Buffer Offset
7
15
mV
Short-Circuit Current
ISC
5
10
mA
Output Voltage, Low
VOL
RL = 10 k惟 to 5 V
30
mV
Output Voltage, High
VOH
RL = 10 k惟 to 0 V
4.94
V
POWER SUPPLY
Supply Current
ISY
VO = 2.5 V, VPOS = VNEG = 2.5V,
VDAC Code = 128
2.0
2.5
mA
Power Supply Rejection Ratio
PSRR
AV = 70
109
125
dB
DYNAMIC PERFORMANCE
Gain Bandwidth Product
GBP
First Gain Stage, TA = 25掳C
2
MHz
Second Gain Stage, TA = 25掳C
8
MHz
Output Buffer Stage
1.5
MHz
Output Buffer Slew Rate
SR
AV = 70, RL = 10 k惟, C L = 100 pF
1.2
V/渭s
Settling Time
ts
To 0.1%, AV = 70, 4 V Output Step
8
渭s
NOISE PERFORMANCE
Input Referred Noise
TA = 25掳C, f = 1 kHz
32
nV/鈭欻z
Low Frequency Noise
en p-p
f = 0.1 Hz to 10 Hz
0.5
渭V p-p
Total Harmonic Distortion
THD
VIN = 16.75 mV rms, f = 1 kHz, AV = 100
100
dB
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
TSW-109-08-G-S-RA CONN HEADER 9POS .100 SGL R/A AU
AWH30A-0202-T-R CONN HEADER 30POS RT ANG GOLD
TSW-122-07-T-S CONN HEADER 22POS .100" SNGL TIN
AWH40G-0202-T-R CONN HEADER 40POS VERT GOLD
TSW-122-06-T-S CONN HEADER 22POS .100" SNGL TIN
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD8555ACPZ-REEL71 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:Zero-Drift, Digitally Programmable Sensor Signal Amplifier
AD8555AR 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:SP Amp Current Sense Amp Single R-R I/O 5.5V 8-Pin SOIC N Tube 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:2.7V to 5.5V 1 2MHz vAv 8SOIC Bulk 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:AMP Z-DRIFT PROG GAIN 8555 SOIC8
AD8555AR-EVAL 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:Evaluation Board For Zero-Drift, Digitally Programmable Sensor Signal Amplifier
AD8555AR-REEL 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:SP Amp Current Sense Amp Single R-R I/O 5.5V 8-Pin SOIC N T/R
AD8555AR-REEL7 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:SP Amp Current Sense Amp Single R-R I/O 5.5V 8-Pin SOIC N T/R