- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5358 > AD8432ACPZ-RL (Analog Devices Inc)IC OPAMP VF DUAL LN LP 24LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD8432ACPZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP VF DUAL LN LP 24LFCSP |
| 標(biāo)準(zhǔn)包裝： | 5,000 |
| 放大器類型： | 電壓反饋 |
| 電路數(shù)： | 2 |
| 輸出類型： | 差分 |
| 轉(zhuǎn)換速率： | 295 V/µs |
| -3db帶寬： | 200MHz |
| 電壓 - 輸入偏移： | 1000µV |
| 電流 - 電源： | 24mA |
| 電流 - 輸出 / 通道： | 77mA |
| 電壓 - 電源，單路/雙路(±)： | 4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-WQ（4x4） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD8432
Data Sheet
Rev. C | Page 18 of 32
THEORY OF OPERATION
LOW NOISE AMPLIFIER (LNA)
The AD8432 is a dual-channel, ultralow noise amplifier with
integrated pin-strappable, gain-setting resistors. The resistors
can be externally connected to achieve differential gains of
12.04 dB, 18.06 dB, 21.58 dB, and 24.08 dB (×4, ×8, ×12, and
×16, respectively). A simplified schematic of an LNA is shown
The LNA is driven with a single-ended input and measured
differentially at the output. The inverting input INL must be
ac-coupled to ground through a capacitor for proper operation.
The LNA cannot be driven differentially due to the asymmetry
of the internal gain setting resistors. The gain from the inverting
input INL to the single-ended output (OPH or OPL) does not
match the gain from the noninverting input INH to the single-
ended output.
The AD8432 inputs have a dc bias voltage of 3.25 V, which is
generated internally. The inputs must be ac-coupled through a
series capacitor to maintain the dc bias level of the inputs. Likewise,
the AD8432 outputs have a dc bias voltage of 2.5 V. An ac coupling
capacitor in series with each single-ended output is recommended
to prevent improper loading of the outputs. The AD8432 inputs
have a dc bias voltage of 3.25 V, which is generated internally.
The inputs must be ac-coupled through a series capacitor to
maintain the dc bias level of the inputs (see CINL and CINH
The AD8432 supports a differential output voltage of 4.8 V p-p
for the common-mode output voltage of 2.5 V. Therefore, for a
differential gain of G = 12.04 dB, the maximum input voltage
allowed is 1.2 V p-p.
Clamping the inputs ensures quick recovery from large input
voltages. The input back-to-back diodes, which are integrated
inside the die (IND1 and IND2), should be used for the lowest gain
configuration (12.04 dB) to protect the input from overdriving.
They should be connected after the source resistance or before
the INH coupling capacitor.
The use of a fully differential topology and negative feedback
minimizes distortion. A differential signal enables smaller swings at
each output, which results in reduction of third-order distortion.
The AD8432 is a voltage feedback amplifier. Due to gain band-
width product (GBW), a decrease in bandwidth should be
expected as the gain increases. Table 5 displays the values of the
3 dB bandwidth for each gain with unterminated input
impedance.
GAIN SETTING TECHNIQUE
Pin strapping is used to set the gain of the amplifier. Gain setting
resistors are integrated in the LNA and are accessible externally
through the GOH, GMH, GML, and GOL pins. By externally
shorting these pins, and thereby shorting or connecting the
internal resistors, the AD8432 can be configured for four different
gains. Table 5 shows which pins must be connected to achieve
the desired gain.
RG2
12
RG3
24
RG4
48
RG7
48
RG6
24
RG5
24
RG1
12
I
CINH
INH
OPH
VPS
OPL
INL
RFB
CFB
Q2
Q1
GMH
GOH
GML
GOL
CINL
GND
RSH
RS
CSH
VS
08341-
065
Figure 65. Simplified Schematic of a Single LNA Channel, Including External Shunt and Feedback Components
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FI-RE21S-HF-R1500 | CONN RCPT 0.5MM 21POS SMD R/A |
| ADA4855-3YCPZ-RL | IC OPAMP VF R-R TRPL LP 16LFCSP |
| AA1-B0-21-630-3B1-C | CIRC BRKR MAGNETIC 30A |
| PPPC032LJBN-RC | CONN FEMALE 6POS DL .1" R/A GOLD |
| NPPN071BFLD-RC | CONN RECEPT 2MM SINGLE SMD 7POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8432ACPZ-WP | 功能描述:IC AMP DUAL LN 24LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產(chǎn)品培訓(xùn)模塊:Differential Circuit Design Techniques for Communication Applications 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:RF/IF 差分 電路數(shù):1 輸出類型:差分 轉(zhuǎn)換速率:9800 V/µs 增益帶寬積:- -3db帶寬:2.9GHz 電流 - 輸入偏壓:3µA 電壓 - 輸入偏移:- 電流 - 電源:40mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VQFN 裸露焊盤，CSP 供應(yīng)商設(shè)備封裝:16-LFCSP-VQ 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:551 (CN2011-ZH PDF) 其它名稱:ADL5561ACPZ-R7CT |
| AD8432ACPZ-WP | 制造商:Analog Devices 功能描述:Ultralow Noise Amplifier IC |
| AD8432-EVALZ | 功能描述:BOARD EVALUATION FOR AD8432 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 運算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
| AD8436 | 制造商:Analog Devices 功能描述:BOARD EVALUATION RMS-DC AD8436 制造商:Analog Devices 功能描述:AD8436, RMS TO DC CONV, EVAL BOARD |
| AD8436_13 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power, True RMS-to-DC Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。