- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5841 > AD8429ARZ-R7 (Analog Devices Inc)IC OP AMP INST LOW NOISE 8SOIC PDF資料下載
參數(shù)資料
| 型號： | AD8429ARZ-R7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/20頁 |
| 文件大小： | 0K |
| 描述： | IC OP AMP INST LOW NOISE 8SOIC |
| 標準包裝： | 1,000 |
| 放大器類型： | 儀表 |
| 電路數(shù)： | 1 |
| 轉(zhuǎn)換速率： | 22 V/µs |
| -3db帶寬： | 15MHz |
| 電流 - 輸入偏壓： | 300nA |
| 電壓 - 輸入偏移： | 150µV |
| 電流 - 電源： | 6.7mA |
| 電流 - 輸出 / 通道： | 35mA |
| 電壓 - 電源，單路/雙路(±)： | ±4 V ~ 18 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SO |
| 包裝： | 帶卷 (TR) |
AD8429
Rev. 0 | Page 16 of 20
For best performance, maintain a source impedance to the REF
terminal that is well below 1 Ω. As shown in Figure 46, the
reference terminal, REF, is at one end of a 5 kΩ resistor.
Additional impedance at the REF terminal adds to this 5 kΩ
resistor and results in amplification of the signal connected to
the positive input. The amplification from the additional RREF
can be calculated as follows:
2(5 kΩ + RREF)/(10 kΩ + RREF)
Only the positive signal path is amplified; the negative path
is unaffected. This uneven amplification degrades CMRR.
INCORRECT
V
CORRECT
AD8429
OP1177
+
–
V
REF
AD8429
REF
0
973
0-
0
59
Figure 47. Driving the Reference Pin
INPUT VOLTAGE RANGE
voltage ranges for various output voltages and supply voltages.
The 3-op
-amp architecture of the AD8429 applies gain in the
first stage before removing common-mode voltage with the
difference amplifier stage. Internal nodes between the first and
second stages (Node 1 and Node 2 in Figure 46) experience a
combination of a gained signal, a common-mode signal, and a
diode drop. This combined signal can be limited by the voltage
supplies even when the individual input and output signals are
not limited.
LAYOUT
To ensure optimum performance of the AD8429 at the PCB
level, care must be taken in the design of the board layout. The
pins of the AD8429 are arranged in a logical manner to aid in
this task.
8
7
6
5
1
2
3
4
–IN
RG
+VS
VOUT
REF
–VS
+IN
TOP VIEW
(Not to Scale)
AD8429
09
730
-06
0
Figure 48. Pinout Diagram
Common-Mode Rejection Ratio over Frequency
Poor layout can cause some of the common-mode signals to be
converted to differential signals before reaching the in-amp.
Such conversions occur when one input path has a frequency
response that is different from the other. To maintain high
CMRR over frequency, closely match the input source
impedance and capacitance of each path. Place additional
source resistance in the input path (for example, for input
protection) close to the in-amp inputs, which minimizes their
interaction with parasitic capacitance from the PCB traces.
Parasitic capacitance at the gain setting pins can also affect CMRR
over frequency. If the board design has a component at the gain
setting pins (for example, a switch or jumper), choose a component
such that the parasitic capacitance is as small as possible.
Power Supplies and Grounding
Use a stable dc voltage to power the instrumentation amplifier.
Noise on the supply pins can adversely affect performance. See
information.
Place a 0.1 μF capacitor as close as possible to each supply pin.
Because the length of the bypass capacitor leads is critical at
high frequency, surface-mount capacitors are recommended. A
parasitic inductance in the bypass ground trace works against
the low impedance created by the bypass capacitor. As shown in
Figure 49, a 10 μF capacitor can be used farther away from the
device. For larger value capacitors, intended to be effective at
lower frequencies, the current return path distance is less critical.
In most cases, this capacitor can be shared by other precision
integrated circuits.
AD8429
+VS
+IN
–IN
LOAD
RG
REF
0.1F
10F
0.1F
10F
–VS
VOUT
09
73
0-
06
1
Figure 49. Supply Decoupling, REF, and Output Referred to Local Ground
A ground plane layer is helpful to reduce parasitic inductances.
This minimizes voltage drops with changes in current. The area
of the current path is directly proportional to the magnitude of
parasitic inductances and, therefore, the impedance of the path
at high frequency. Large changes in currents in an inductive
decoupling path or ground return create unwanted effects, due
to the coupling of such changes into the amplifier inputs.
Because load currents flow from the supplies, the load should
be connected at the same physical location as the bypass capa-
citor grounds.
Reference Pin
The output voltage of the AD8429 is developed with respect to
the potential on the reference terminal. Ensure that REF is tied
to the appropriate local ground.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSM-102-04-S-SV-P-TR | CONN HEADER 2POS .100" SNGL SMD |
| AD8222ACPZ-RL | IC AMP INST DUAL PREC LN 16LFCSP |
| 1.5KE12CA-E3/73 | TVS BIDIRECT 1.5KW 12V 5% 1.5KE |
| 2037-35-BLF | GAS DISCHARGE TUBE MINI 2 POLE |
| 2027-25-CLF | GAS DISCHARGE TUBE 2 POLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8429BRZ | 功能描述:IC OP AMP INST LOW NOISE 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:1 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.028 V/µs 增益帶寬積:105kHz -3db帶寬:- 電流 - 輸入偏壓:3nA 電壓 - 輸入偏移:100µV 電流 - 電源:3.3µA 電流 - 輸出 / 通道:12mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 12 V，±1.35 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:剪切帶 (CT) 其它名稱:OP481GRUZ-REELCT |
| AD8429BRZ_PROMO | 制造商:Analog Devices 功能描述:INSTR-AMPLIFIER 15MHZ 90DB |
| AD8429BRZ-R7 | 功能描述:IC OP AMP INST LOW NOISE 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD842JCHIPS | 制造商:AD 制造商全稱:Analog Devices 功能描述:Wideband, High Output Current, Fast Settling Op Amp |
| AD842JH | 制造商:Rochester Electronics LLC 功能描述:HIGH OUTPUT CURRENT AMP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。