- 您現在的位置：買賣IC網 > PDF目錄9296 > AD8402ARZ50-REEL (Analog Devices Inc)IC POT DIG DUAL 50K 8BIT 14SOIC PDF資料下載
參數資料
| 型號： | AD8402ARZ50-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 30/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DIG DUAL 50K 8BIT 14SOIC |
| 標準包裝： | 2,500 |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數： | 2 |
| 溫度系數： | 標準值 500 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | 3 線 SPI（芯片選擇） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-SOIC（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 14-SOICN |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁
AD8400/AD8402/AD8403
Rev. E | Page 7 of 32
Parameter
Symbol
Conditions
Min
Typ1
Max
Unit
DYNAMIC CHARACTERISTICS6, 10
Bandwidth 3 dB
BW_50 K
R = 50 kΩ
125
kHz
BW_100 K
R = 100 kΩ
71
kHz
Total Harmonic Distortion
THDW
VA = 1 V rms + 2 V dc, VB = 2 V dc, f = 1 kHz
0.003
%
VW Settling Time
tS_50 K
VA = VDD, VB = 0 V, ±1% error band
9
μs
tS_100 K
VA = VDD, VB = 0 V, ±1% error band
18
μs
Resistor Noise Voltage
eNWB_50 K
RWB = 25 kΩ, f = 1 kHz, RS = 0
20
nV/√Hz
eNWB_100 K
RWB = 50 kΩ, f = 1 kHz, RS = 0
29
nV/√Hz
CT
VA = VDD, VB = 0 V
65
dB
1 Typicals represent average readings at 25°C and VDD = 5 V.
2 Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See the test circuit in Figure 38.
IW = VDD/R for VDD = 3 V or 5 V for the 50 kΩ and 100 kΩ versions.
3 VAB = VDD, wiper (VW) = no connect.
4 INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. VA = VDD and VB = 0 V.
DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions. See the test circuit in Figure 37.
5 Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.
6 Guaranteed by design and not subject to production test. Resistor-terminal capacitance tests are measured with 2.5 V bias on the measured terminal. The remaining
resistor terminals are left open circuit.
7 Measured at the Ax terminals. All Ax terminals are open-circuited in shutdown mode.
8 Worst-case supply current consumed when input logic level at 2.4 V, standard characteristic of CMOS logic. See Figure 28 for a plot of IDD vs. logic voltage.
9 PDISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation.
10 All dynamic characteristics use VDD = 5 V.
11 Measured at a VW pin where an adjacent VW pin is making a full-scale voltage change.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-BWD-MV | CONVERTER MOD DC/DC 85V 150W |
| VI-24Y-MW-F3 | CONVERTER MOD DC/DC 3.3V 66W |
| AD8402ARZ100-REEL | IC POT DIG DUAL 100K 8BIT 14SOIC |
| MS3127E10-6P | CONN RCPT 6POS BOX MNT W/PINS |
| VI-BWB-MV | CONVERTER MOD DC/DC 95V 150W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD8403 | 制造商:AD 制造商全稱:Analog Devices 功能描述:256-Position and 33-Position Digital Potentiometers |
| AD84030001RR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD84030005RUR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD8403A10 | 制造商:Analog Devices 功能描述: |
| AD8403AN1 | 制造商:Rochester Electronics LLC 功能描述:QUAD 8-BIT POTENTIOMETER 1 OHM - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。