- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5782 > AD8370AREZ-RL7 (Analog Devices Inc)IC AMP VGA DIFF LN 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8370AREZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP VGA DIFF LN 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 放大器類型： | 可變?cè)鲆?br> |
| 電路數(shù)： | 1 |
| 輸出類型： | 差分 |
| 轉(zhuǎn)換速率： | 5750 V/ns |
| -3db帶寬： | 750MHz |
| 電流 - 輸入偏壓： | 400pA |
| 電流 - 電源： | 79mA |
| 電壓 - 電源，單路/雙路(±)： | 3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm）裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP-EP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD8370
Data Sheet
Rev. B | Page 14 of 28
OUTPUT AMPLIFIER
The output impedance is approximately 100 differential and,
like the input preamplifier, this impedance is formed using
active circuit elements. See Figure 40 for a simplified schematic
of the output interface.
03692-
038
VCC/2
740
OPHI/OPLO
Figure 40. OPHI/OPLO Simplified Circuit
The gain of the output amplifier, and thus the AD8370 as a
whole, is load dependent. The following equation can be used to
predict the gain deviation of the AD8370 from that at 100 as
the load is varied.
LOAD
R
ion
GainDeviat
98
1
98
1
+
=
.
For example, if RLOAD is 1 k, the gain is a factor of 1.80 (5.12 dB)
above that at 100 , all other things being equal. If RLOAD is 50
, the gain is a factor of 0.669 (3.49 dB) below that at 100 .
DIGITAL INTERFACE AND TIMING
The digital control port uses a standard TTL interface. The 8-bit
control word is read in a serial fashion when the LTCH pin is
held low. The levels presented to the DATA pin are read on each
rising edge of the CLCK signal. Figure 41 illustrates the timing
diagram for the control interface. Minimum values for timing
parameters are presented in Table 4. Figure 42 is a simplified
schematic of the digital input pins.
DATA
(PIN 14)
CLCK
(PIN 13)
LTCH
(PIN 12)
TDS
TES
TEH
MSB
MSB-1 MSB-2 MSB-3
LSB
LSB+1
LSB+2
LSB+3
TCK
TPW
03692-039
Figure 41. Digital Timing Diagram
Table 4. Serial Programming Timing Parameters
Parameter
Min
Unit
Clock Pulse Width (TPW)
25
ns
Clock Period (TCK)
50
ns
Setup Time Data vs. Clock (TDS)
10
ns
Setup Time Latch vs. Clock (TES)
20
ns
Hold Time Latch vs. Clock (TEH)
10
ns
10
A
CLCK/DATA/LTCH/PWUP
03692-
040
Figure 42. Simplified Circuit for Digital Inputs
03692-
041
VCC/2
75
VOCM
Figure 43. Simplified Circuit for VOCM Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 67996-472 | BERGSTIK II .100" DR STRAIGHT |
| 1-87215-6 | CONN HEADR 32POS DUAL VERT GOLD |
| OP495GSZ-REEL | IC OPAMP GP R-R 85KHZ 16SOIC |
| 39811600000 | FUSE T-LAG PROTECT 1.60A 65V MP |
| 961127-5604-AR | CONN HEADER R/A SGL 27POS GOLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8370-EVAL | 制造商:Analog Devices 功能描述:AD8370 EVAL BOARD - Bulk |
| AD8370-EVALZ | 制造商:Analog Devices 功能描述:- Bulk |
| AD8372 | 制造商:AD 制造商全稱:Analog Devices 功能描述:41 dB Range, 1 dB Step Size, Programmable Dual VGA |
| AD8372ACPZ-R7 | 功能描述:IC AMP VGA DIFF DUAL LN 32LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源，單路/雙路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR |
| AD8372ACPZ-R71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:41 dB Range, 1 dB Step Size, Programmable Dual VGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。