參數(shù)資料
型號: AD8112JSTZ
廠商: Analog Devices Inc
文件頁數(shù): 9/28頁
文件大小: 0K
描述: IC CROSSPOINT SWIT 16X8 100LQFP
標(biāo)準(zhǔn)包裝: 1
功能: 音頻、視頻交點開關(guān)
電路: 1 x 16:8
電壓電源: 單/雙電源
電壓 - 電源,單路/雙路(±): 4.5 V ~ 5.5 V,±2.25 V ~ 6.3 V
電流 - 電源: 50mA
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 100-LQFP
供應(yīng)商設(shè)備封裝: 100-LQFP(14x14)
包裝: 托盤
AD8112
Rev. 0 | Page 17 of 28
THEORY OF OPERATION
The AD8112 has a gain of +2 and is a crosspoint array with
eight outputs, each of which can be connected to any one of 16
inputs. Organized by output row, 16 switchable transconductance
stages are connected to each output buffer in the form of a 16-to-1
multiplexer. Each of the 16 rows of transconductance stages are
wired in parallel to the 16 input pins, for a total array of 256 trans-
conductance stages. Decoding logic for each output selects one
(or none) of the transconductance stages to drive the output
stage. The transconductance stages are NPN input differential
pairs, sourcing current into the folded cascode output stage.
The compensation networks and emitter follower output buffers
are in the output stage. Voltage feedback sets the gain at +2.
When operated with ±12 V supplies, this architecture provides
±10 V drive for 600 Ω audio loads with extremely low distortion
(<0.002%) at audio frequencies. Provided the supplies are low-
ered to ±5 V (to limit power consumption), the AD8112 can
drive reverse-terminated video loads, swinging ±3.0 V into
150 Ω. Disabling unused outputs and transconductance
stages minimizes on-chip power consumption.
Features of the AD8112 facilitate the construction of larger
switch matrices. The unused outputs can be disabled, leaving
only a feedback network resistance of 4 kΩ on the output. This
allows multiple ICs to be bused together, provided the output
load impedance is greater than the minimum allowed values.
Because no additional input buffering is necessary, high input
resistance and low input capacitance are easily achieved without
additional signal degradation.
The AD8112 inputs have a unique bias current compensation
scheme that overcomes a problem common to transconductance
input array architectures. Typically, an input bias current increases
as more transconductance stages connected to the same input
are turned on. Anywhere from zero to 16 transconductance
stages can share one input pin, so there is a varying amount of
bias current supplied through the source impedance driving
the input. For audio systems with larger source impedances,
this has the potential of creating large offset voltages, audible
as pops when switching between channels. The AD8112 samples
and cancels the input bias current contributions from each
transconductance stage so that the residual bias current is
nominally zero regardless of the number of enabled inputs.
Due to the flexibility in allowed supply voltages, internal cross-
talk isolation clamps have variable bias levels. These levels were
chosen to allow for the necessary input range to accommodate
the full output swing with a gain of +2. Overdriving the inputs
beyond the device’s linear range will eventually forward bias
these clamps, increasing power dissipation. The valid input
range for ±12 V supplies is ±5 V. The valid input range for ±5 V
supplies is ±1.5 V. When outputs are disabled and being driven
externally, the voltage applied to them should not exceed the
valid output swing range for the AD8112. Exceeding ±10.5 V on
the outputs of the AD8112 may apply a large differential voltage
on the unused transconductance stages and should be avoided.
A flexible TTL-compatible logic interface simplifies the pro-
gramming of the matrix. Either parallel or serial loading into
a first rank of latches programs each output. A global latch
simultaneously updates all outputs. In serial mode, a serial
output pin allows devices to be daisy-chained together for
single pin programming of multiple ICs. A power-on reset
pin is available to avoid bus conflicts by disabling all outputs.
Regardless of the supply voltage applied to the AVCC and AVEE
pins, the digital logic requires 5 V on the DVCC pin with respect
to DGND. In order for the digital-to-analog interface to work
properly, DVCC must be at least 7 V above AVEE. Finally, internal
ESD protection diodes require that the DGND and AGND pins
be at the same potential.
CALCULATION OF POWER DISSIPATION
4.0
M
A
X
IMU
M
P
O
W
E
R
(W)
3.5
2.0
3.0
2.5
AMBIENT TEMPERATURE (°C)
0
10
203040
5060
70
TJ = 150°C
065
23
-030
Figure 42. Maximum Power Dissipation vs. Ambient Temperature
The curve in Figure 42 was calculated from
(
)
JA
AMBIENT
MAX
JUNCTION
MAX
D
T
P
θ
=
,
As an example, if the AD8112 is enclosed in an environment
at 50°C (TA), the total on-chip dissipation under all load and
supply conditions must not be allowed to exceed 2.5 W.
相關(guān)PDF資料
PDF描述
AD8113JSTZ IC VIDEO CROSSPOINT SWIT 100LQFP
AD8114ASTZ IC VIDEO CROSSPOINT SWIT 100LQFP
AD8116JSTZ IC VIDEO CROSSPOINT SWIT 128LQFP
AD8118ABPZ IC CROSSPOINT SWIT 32X32 304BGA
AD8123ACPZ IC RCVR TRPL DIFF EQUAL 40LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8112JSTZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:Audio/Video, 60 MHz, 16 】 8, Gain of +2 Crosspoint Switch
AD8113 制造商:AD 制造商全稱:Analog Devices 功能描述:Audio/Video 60 MHz 16 X 16, G = + 2 Crosspoint Switch
AD8113-EVAL 制造商:Analog Devices 功能描述:AD8113 EVALUATION BOARD - Bulk
AD8113JST 制造商:Analog Devices 功能描述:Analog Audio/Video Crosspoint 60MHz 16 x 16 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:LQFP 40MHZ 16X16 G=+2 CROSSPOINT SWITCH - Bulk 制造商:Analog Devices 功能描述:Multiplexer IC Number of Channels:32
AD8113JSTZ 功能描述:IC VIDEO CROSSPOINT SWIT 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān),多路復(fù)用器,多路分解器 系列:- 特色產(chǎn)品:MicroPak? 標(biāo)準(zhǔn)包裝:1 系列:- 功能:開關(guān) 電路:2 x SPST - NC 導(dǎo)通狀態(tài)電阻:500 毫歐 電壓電源:單電源 電壓 - 電源,單路/雙路(±):1.4 V ~ 4.3 V 電流 - 電源:150nA 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-XFDFN 供應(yīng)商設(shè)備封裝:8-XSON,SOT833-1 (1.95x1) 包裝:Digi-Reel® 其它名稱:568-5557-6