- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373936 > AD8110 (Analog Devices, Inc.) Buffered Video Crosspoint Switches(視頻正交開關(guān)) PDF資料下載
參數(shù)資料
| 型號： | AD8110 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Buffered Video Crosspoint Switches(視頻正交開關(guān)) |
| 中文描述： | 緩沖視頻交叉點開關(guān)（視頻正交開關(guān)） |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 352K |
| 代理商： | AD8110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD8110/AD8111
–16–
REV. 0
T his will ensure that the programming matrix is always in a
known state. From then on, parallel programming can be used
to modify a single output or more at a time.
In a similar fashion, if both
CE
and
UPDATE
are taken LOW
after initial power-up, the random power-up data in the shift
register will be programmed into the matrix. T herefore, in order
to prevent the crosspoint from being programmed into an un-
known state DO NOT APPLY LOW LOGIC LEVELS T O
BOT H
CE
AND
UPDATE
AFT ER POWER IS INIT IALLY
APPLIED. Programming the full shift register one time to a
desired state by either serial or parallel programming after initial
power-up will eliminate the possibility of programming the
matrix to an unknown state.
T o change an output’s programming via parallel programming,
SER
/PAR and
UPDATE
should be taken HIGH and
CE
should
be taken LOW. T he CLK signal should be in the HIGH state.
T he address of the output that is to be programmed should be
put on A0–A2. T he first four data bits (D0–D3) should contain
the information that identifies the input that is programmed to
the output that is addressed. T he fourth data bit (D4) will de-
termine the enabled state of the output. If D4 is LOW (output
disabled), the data on D0–D3 does not matter.
After the desired address and data signals have been established,
they can be latched into the shift register by a HIGH-to-LOW
transition of the CLK signal. T he matrix will not be programmed,
however, until the
UPDATE
signal is taken low. T hus, it is
possible to latch in new data for several or all of the outputs first
via successive negative transitions of CLK while
UPDATE
is
held high, and then have all the new data take effect when
UP-
DATE
goes LOW. T his technique should be used when pro-
gramming the device for the first time after power-up when
using parallel programming.
POWE R-ON RE SE T
When powering up the AD8110/AD8111 it is usually desirable
to have the outputs come up in the disabled state. T he
RESET
pin, when taken LOW will cause all outputs to be in the dis-
abled state. However, the
RESET
signal DOES NOT RESET
ALL REGIST ERS in the AD8110/AD8111 T his is important
when operating in the parallel programming mode. Please refer
to that section for information about programming internal
registers after power-up. Serial programming will program the
entire matrix each time, so no special considerations apply.
Since the data in the shift register is random after power-up, it
should not be used to program the matrix or else the matrix can
enter unknown states. T o prevent this, DO NOT APPLY LOGIC
LOW SIGNALS T O BOT H
CE
AND
UPDATE
INIT IALLY
AFT ER POWER-UP. T he shift register should first be loaded
with the desired data, and then
UPDATE
can be taken LOW to
program the device.
T he
RESET
pin has a 20 k
pull-up resistor to DVDD that can
be used to create a simple power-up reset circuit. A capacitor
from
RESET
to ground will hold
RESET
LOW for some time
while the rest of the device stabilizes. T he LOW condition will
cause all the outputs to be disabled. T he capacitor will then
charge through the pull-up resistor to the HIGH state; thus
allowing full programming capability of the device.
GAIN SE LE CT ION
T he 16
×
8 crosspoints come in two versions depending on the
desired gain of the analog circuit paths. T he AD8110 device is
unity gain and can be used for analog logic switching and other
applications where unity gain is desired. T he AD8110 can also
be used for the input and interior sections of larger crosspoint
arrays where termination of output signals is not usually used.
T he AD8110 outputs have a very high impedance when their
outputs are disabled.
For devices that will be used to drive a terminated cable with its
outputs, the AD8111 can be used. T his device has a built-in
gain of two that eliminates the need for a gain-of-two buffer to
drive a video line. Because of the presence of the feedback net-
work in these devices, the disabled output impedance is about
1 k
.
If external amplifiers are used to provide a gain = +2, our AD8079
provides a fixed G = +2 function.
CRE AT ING LARGE R CROSSPOINT ARRAY S
T he AD8110/AD8111 are high density building blocks for cre-
ating crosspoint arrays of dimensions larger than 16
×
8. Various
features such as output disable, chip enable, and gain-of-one-
and-two options are useful for creating larger arrays. For very
large arrays, they can be used along with the AD8116, a 16
×
16
video crosspoint device. In addition, when required for custom-
izing a crosspoint array size, they can be used with the AD8108
and AD8109 a pair (unity gain and gain-of-two) of 8
×
8 video
crosspoint switches.
T he first consideration in constructing a larger crosspoint is to
determine the minimum number of devices that are required.
T he 16
×
8 architecture of the AD8110/AD8111 contains 128
“points,” which is a factor of 32 greater than a 4
×
1 crosspoint.
T he PC board area and power consumption savings are readily
apparent when compared to using these smaller devices.
For a nonblocking crosspoint, the number of points required is
the product of the number of inputs multiplied by the number
of outputs. Nonblocking requires that the programming of a
given input to one or more outputs does not restrict the avail-
ability of that input to be a source for any other outputs.
Some nonblocking crosspoint architectures will require more
than this minimum as calculated above. Also, there are blocking
architectures that can be constructed with fewer devices than
this minimum. T hese systems have connectivity available on a
statistical basis that is determined when designing the overall
system.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8111 | Buffered Video Crosspoint Switches(視頻正交開關(guān)) |
| AD8113 | Audio/Video 60 MHz 16 X 16, G = + 2 Crosspoint Switch |
| AD8113JST | Audio/Video 60 MHz 16 X 16, G = + 2 Crosspoint Switch |
| AD8115AST | Low Cost 225 MHz 16 X 16 Crosspoint Switches |
| AD8114-EB | Low Cost 225 MHz 16 X 16 Crosspoint Switches |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8110AST | 制造商:Analog Devices 功能描述:Analog Video Crosspoint 390MHz 16 x 8 80-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:TQFP 250MHZ 16X8 G=+1 BUF VID XPOINT SW. - Tape and Reel 制造商:Analog Devices 功能描述:SWITCH CROSSPOINT 16X8 SMD 8110 制造商:Analog Devices 功能描述:260 MHz, 168 Buffered Video Crosspoint Switches |
| AD8110ASTZ | 功能描述:IC VIDEO CROSSPOINT SWIT 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:- 其它有關(guān)文件:STG4159 View All Specifications 標準包裝:5,000 系列:- 功能:開關(guān) 電路:1 x SPDT 導(dǎo)通狀態(tài)電阻:300 毫歐 電壓電源:雙電源 電壓 - 電源，單路/雙路(±):±1.65 V ~ 4.8 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:7-WFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:7-覆晶 包裝:帶卷 (TR) |
| AD8110ASTZ | 制造商:Analog Devices 功能描述:Analog Crosspoint Switch IC |
| AD8110-EB | 制造商:Analog Devices 功能描述:VID CROSSPT 260MHZ 16X8 - Bulk |
| AD8111 | 制造商:AD 制造商全稱:Analog Devices 功能描述:260 MHz, 16 x 8 Buffered Video Crosspoint Switches |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。