- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄6074 > AD8039ARZ (Analog Devices Inc)IC OPAMP VF DUAL LP LN 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8039ARZ |
| 廠(chǎng)商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 6/17頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP VF DUAL LP LN 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 98 |
| 放大器類(lèi)型： | 電壓反饋 |
| 電路數(shù)： | 2 |
| 轉(zhuǎn)換速率： | 425 V/µs |
| -3db帶寬： | 350MHz |
| 電流 - 輸入偏壓： | 400pA |
| 電壓 - 輸入偏移： | 500µV |
| 電流 - 電源： | 1mA |
| 電壓 - 電源，單路/雙路(±)： | 3 V ~ 12 V，±1.5 V ~ 6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SO |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 769 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
AD8038/AD8039
Rev. G | Page 13 of 16
LAYOUT, GROUNDING, AND BYPASSING CONSIDERATIONS
DISABLE
The AD8038 in the 8-lead SOIC package provides a disable
feature. This feature disables the input from the output (see
Figure 42 for input-output isolation) and reduces the quiescent
current from typically 1 mA to 0.2 mA. When the DISABLE
node is pulled below 4.5 V from the positive supply rail, the part
becomes disabled. To enable the part, the DISABLE node needs
to be pulled to greater than (VS – 2.5).
POWER SUPPLY BYPASSING
Power supply pins are actually inputs, and care must be taken
so that a noise-free stable dc voltage is applied. The purpose of
bypass capacitors is to create low impedances from the supply
to ground at all frequencies, thereby shunting or filtering a
majority of the noise.
Decoupling schemes are designed to minimize the bypassing
impedance at all frequencies with a parallel combination of
capacitors. The 0.01 μF or 0.001 μF (X7R or NPO) chip capacitors
are critical and should be placed as close as possible to the
amplifier package. Larger chip capacitors, such as 0.1 μF
capacitors, can be shared among a few closely spaced active
components in the same signal path. A 10 μF tantalum capacitor
is less critical for high frequency bypassing and, in most cases,
only one per board is needed at the supply inputs.
GROUNDING
A ground plane layer is important in densely packed PC boards
to spread the current minimizing parasitic inductances. However,
an understanding of where the current flows in a circuit is critical
to implementing effective high speed circuit design. The length
of the current path is directly proportional to the magnitude of
parasitic inductances and, therefore, the high frequency impedance
of the path. High speed currents in an inductive ground return
create an unwanted voltage noise.
The length of the high frequency bypass capacitor leads is most
critical. A parasitic inductance in the bypass grounding works
against the low impedance created by the bypass capacitor. Because
load currents flow from the supplies as well, the ground for the
load impedance should be at the same physical location as the
bypass capacitor grounds. For the larger value capacitors, which
are intended to be effective at lower frequencies, the current
return path distance is less critical.
INPUT CAPACITANCE
Along with bypassing and ground, high speed amplifiers can be
sensitive to parasitic capacitance between the inputs and ground. A
few picofarads of capacitance reduces the input impedance at
high frequencies, in turn increasing the gain of the amplifiers,
causing peaking of the frequency response, or even oscillations
if severe enough. It is recommended that the external passive
components that are connected to the input pins be placed as
close as possible to the inputs to avoid parasitic capacitance.
The ground and power planes must be kept at a distance of at
least 0.05 mm from the input pins on all layers of the board.
OUTPUT CAPACITANCE
To a lesser extent, parasitic capacitances on the output can cause
peaking of the frequency response. Two methods to minimize
this effect include the following:
Put a small value resistor in series with the output to isolate
the load capacitor from the output stage of the amplifier, see
Increase the phase margin with higher noise gains or add
a pole with a parallel resistor and capacitor from IN to
the output.
INPUT-TO-OUTPUT COUPLING
The input and output signal traces should not be parallel to
minimize capacitive coupling between the inputs and outputs,
avoiding any positive feedback.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KD1204PFS3 H | FAN 12VDC 40X10.5MM .7W 4.2CFM |
| LTC6800HMS8#PBF | IC INSTRUMENT AMP R-R I/O 8MSOP |
| KD1204PFS1 H | FAN 12VDC 40X10.5MM 1.4W 7.3CFM |
| OP27GPZ | IC OPAMP GP 8MHZ LN PREC 8DIP |
| AD8675ARZ | IC OPAMP GP R-R 10MHZ PREC 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8039ARZ | 制造商:Analog Devices 功能描述:AMP DUAL VOLT FEEDBACK SMD 8039 |
| AD8039ARZ1 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Power, 350 MHz Voltage Feedback Amplifiers |
| AD8039ARZ-REEL | 功能描述:IC OPAMP VF DUAL LP LN 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類(lèi)型:通用 電路數(shù):1 輸出類(lèi)型:滿(mǎn)擺幅 轉(zhuǎn)換速率:0.11 V/µs 增益帶寬積:350kHz -3db帶寬:- 電流 - 輸入偏壓:4nA 電壓 - 輸入偏移:20µV 電流 - 電源:260µA 電流 - 輸出 / 通道:20mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 36 V，±1.35 V ~ 18 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SO 包裝:帶卷 (TR) |
| AD8039ARZ-REEL7 | 功能描述:IC OPAMP VF DUAL LP LN 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 放大器類(lèi)型:電壓反饋 電路數(shù):4 輸出類(lèi)型:滿(mǎn)擺幅 轉(zhuǎn)換速率:33 V/µs 增益帶寬積:20MHz -3db帶寬:30MHz 電流 - 輸入偏壓:2nA 電壓 - 輸入偏移:3000µV 電流 - 電源:2.5mA 電流 - 輸出 / 通道:30mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 16.5 V，±2.25 V ~ 8.25 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| AD-8039E | 制造商:BOTHHAND 制造商全稱(chēng):Bothhand USA, LP. 功能描述:ADSL CPE SIDE SPLITTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。