- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362108 > AD802 AD800/AD802: Clock Recovery and Data Retiming Phase-Locked Loop Data Sheet (Rev. B. 12/93) PDF資料下載
參數(shù)資料
| 型號： | AD802 |
| 英文描述： | AD800/AD802: Clock Recovery and Data Retiming Phase-Locked Loop Data Sheet (Rev. B. 12/93) |
| 中文描述： | AD800/AD802：時鐘恢復(fù)和數(shù)據(jù)重定時鎖相環(huán)數(shù)據(jù)（牧師乙九十三分之一十二） |
| 文件頁數(shù)： | 1/8頁 |
| 文件大?。?/td> | 220K |
| 代理商： | AD802 |
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
AD8026
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
Analog Devices, Inc., 1998
Quad High Speed
Amplifier
FUNCTIONAL BLOCK DIAGRAM
R
F
R
G
R
G
R
F
V
EE
V
CC
AD8026
R
F
R
P
R
P
OUT A
–IN A
+IN A
+IN B
–IN B
OUT B
OUT D
–IN D
+IN D
+IN C
–IN C
OUT C
R
F
R
G
R
P
R
P
R
G
PRODUCT DESCRIPTION
The AD8026 is a complete low cost, closed loop, voltage feed-
back, quad amplifier. Precision trimmed resistors set a fixed R
F
/
R
G
ratio of 5/3 to a typical gain accuracy of 0.02%. Manufac-
tured on ADI’s proprietary XFCB high speed bipolar process,
which enables the output drivers to settle to within 0.1% within
55 ns into a 100pF load (4 V swing) and drive output voltages
to rated settling time to within 0.5 V from the rail. The typical
3 dB bandwidth is 60 MHz, at G = +2.67. The AD8026 is
laser trimmed to produce both exceptional offset and gain
performance.
The low settling time, high slew rate, low offset and rail-to-rail
output voltage drive capability makes the AD8026 ideal for
driving LCD displays.
The AD8026 is available in a 14-lead SOIC package.
FEATURES
Voltage Feedback, Rail-to-Rail Output
Rated Settling Time to Within 0.5 V of Supply Rail
Quad High Speed Amplifier
Settling Time to 0.1% of 55 ns (4 V Swing, C
L
= 100 pF)
Slew Rate 135 V/
m
s (4 V Swing)
–3 dB Bandwidth 60 MHz
Fixed Gain Resistors for High DC Accuracy
Low Voltage Offset 0.5 mV RTO Typical
Gain Error Less than 0.05%
Low Supply Current 3.4 mA
Nominal +12 V Supply
14-Lead SOIC Package
APPLICATIONS
LCD Source Drivers
CD DVD
CDR
1V/DIV
1V/DIV
50ns/DIV
INPUT
OUTPUT
V
OUT
= 4V
V
IN
= 1.5V
R
L
= 10k
V
Figure 1. 4 V Step Response
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD802* | Clock Recovery and Data Retiming Phase-Locked Loop |
| AD8022 | AD8022: Dual High-Speed Low-Noise Op Amps Data Sheet (Rev. A. 9/02) |
| AD8022AR | Low Noise, Switched Capacitor-Regulated Voltage Inverters; Package: MSOP; No of Pins: 8; Temperature Range: 0°C to +70°C |
| AD8022ARM | Low Noise, Switched Capacitor-Regulated Voltage Inverters; Package: MSOP; No of Pins: 8; Temperature Range: 0°C to +70°C |
| AD8023 | AD8023: High Current Output. Triple Video Amplifier Data Sheet (Rev. A. 3/00) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD80201Z | 制造商:Analog Devices 功能描述: |
| AD80206ABCPZ-125 | 制造商:Analog Devices 功能描述:ANAAD80206ABCPZ-125 14BIT IF DIVERSITY R |
| AD8021 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD8021_06 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Noise, High Speed Amplifier for 16-Bit Systems |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。