參數(shù)資料
型號(hào)： AD7980ARMZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 14/28頁(yè)
文件大?。?/td> 0K
描述： ADC 16BIT 1MSPS LP 10-MSOP
標(biāo)準(zhǔn)包裝： 1
系列： PulSAR®
位數(shù)： 16
采樣率（每秒）： 1M
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 10mW
電壓電源： 單電源
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 10-TFSOP，10-MSOP（0.118"，3.00mm 寬）
供應(yīng)商設(shè)備封裝： 10-MSOP
包裝： 管件
輸入數(shù)目和類型： 1 個(gè)偽差分，單極
Data Sheet
AD7980
Rev. C | Page 21 of 28
CHAIN MODE, WITHOUT BUSY INDICATOR
This mode can be used to daisy-chain multiple AD7980s on a
3-wire serial interface. This feature is useful for reducing
component count and wiring connections, for example, in
isolated multi-converter applications or for systems with a
limited interfacing capacity. Data readback is analogous to
clocking a shift register.
A connection diagram example using two AD7980s is shown in
Figure 39, and the corresponding timing is given in Figure 40.
When SDI and CNV are low, SDO is driven low. With SCK low,
a rising edge on CNV initiates a conversion, selects the chain
mode, and disables the Busy indicator. In this mode, CNV is
held high during the conversion phase and the subsequent data
readback. When the conversion is complete, the MSB is output
onto SDO and the AD7980 enters the acquisition phase and
powers down. The remaining data bits stored in the internal
shift register are clocked by subsequent SCK falling edges. For
each ADC, SDI feeds the input of the internal shift register and
is clocked by the SCK falling edge. Each ADC in the chain
outputs its data MSB first, and 16 × N clocks are required to
readback the N ADCs. The data is valid on both SCK edges.
Although the rising edge can be used to capture the data, a
digital host using the SCK falling edge allows a faster reading
rate and, consequently, more AD7980s in the chain, provided
the digital host has an acceptable hold time. The maximum
conversion rate may be reduced due to the total readback time.
06392-
023
DIGITAL HOST
CONVERT
CLK
DATA IN
AD7980 SDO
SDI
CNV
A
SCK
AD7980 SDO
SDI
CNV
B
SCK
Figure 39. Chain Mode Without Busy Indicator Connection Diagram
06392-
024
tCONV
tCYC
tSSDISCK
tSCKL
tSCK
tHSDISC
tACQ
AQUISITION
tSSDICNV
AQUISITION
tSCKH
CONVERSION
SDOA = SDIB
tHSDICNV
SCK
CNV
SDIA = 0
SDOB
tEN
DA15
DA14
DA13
DB15
DB14
DB13
DB1
DB0
DA15
DA14
DA0
DA1
DA0
tHSDO
1
2
3
15
16
17
14
18
30
31
32
tDSDO
Figure 40. Chain Mode Without Busy Indicator Serial Interface Timing
相關(guān)PDF資料
PDF描述
AD7982BCPZ-RL IC ADC 18BIT 1MSPS PULSAR 10LFCS
AD7983BCPZ-RL7 IC ADC 16BIT 1.33MSPS 10LFCSP
AD7984BCPZ-RL7 IC ADC 18BIT 1.33MSPS 10LFCSP
AD7985BCPZ-RL7 IC ADC 16B 2.5MSPS PULSR 20LFCSP
AD7986BCPZ-RL7 IC ADC 18BIT 2MSPS SAR 20LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7980ARMZ 制造商:Analog Devices 功能描述:; Leaded Process Compatible:Yes; Peak Re
AD7980ARMZRL7 功能描述:ADC 16BIT 1MSPS 2.5LSB 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7980ARMZ-RL7 制造商:Analog Devices 功能描述:- Tape and Reel
AD7980BCPZ-R2 制造商:Analog Devices 功能描述:- Tape and Reel
AD7980BCPZ-RL 功能描述:IC ADC 16BIT 1MSPS SAR 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*