- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10680 > AD7949BCPZ (Analog Devices Inc)IC ADC 14BIT 250KSPS 8CH 20LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7949BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/32頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 250KSPS 8CH 20LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Power Line Monitoring |
| 產(chǎn)品變化通告： | Startup Circuitry Design Improvement Change 15/April/2009 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PulSAR® |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 15.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 20-LFCSP-VQ |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | * |
| 產(chǎn)品目錄頁面： | 780 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7949
Data Sheet
Rev. D | Page 28 of 32
READ/WRITE SPANNING CONVERSION WITHOUT
A BUSY INDICATOR
This mode is used when the AD7949 is connected to any host
using an SPI, serial port, or FPGA. The connection diagram is
shown in Figure 39, and the corresponding timing is given in
Figure 40. For the SPI, the host should use CPHA = CPOL = 0.
Reading/writing spanning conversion is shown, which covers
all three modes detailed in the Digital Interface section. For this
mode, the host must generate the data transfer based on the
conversion time. For an interrupt driven transfer that uses a
busy indicator, refer to the Read/Write Spanning Conversion
with a Busy Indicator section.
A rising edge on CNV initiates a conversion, forces SDO to
high impedance, and ignores data present on DIN. After a
conversion is initiated, it continues until completion irrespec-
tive of the state of CNV. CNV must be returned high before the
safe data transfer time, tDATA, and then held high beyond the
conversion time, tCONV, to avoid generation of the busy signal
indicator.
After the conversion is complete, the AD7949 enters the
acquisition phase and power-down. When the host brings CNV
low after tCONV (maximum), the MSB is enabled on SDO. The
host also must enable the MSB of the CFG register at this time
(if necessary) to begin the CFG update. While CNV is low, both
a CFG update and a data readback take place. The first 14 SCK
rising edges are used to update the CFG, and the first 13 SCK
falling edges clock out the conversion results starting with
MSB 1. The restriction for both configuring and reading is
that they both must occur before the tDATA time of the next conver-
sion elapses. All 14 bits of CFG[13:0] must be written, or they
are ignored. In addition, if the 14-bit conversion result is not
read back before tDATA elapses, it is lost.
The SDO data is valid on both SCK edges. Although the rising
edge can be used to capture the data, a digital host using the
SCK falling edge allows a faster reading rate, provided it has an
acceptable hold time. After the 14th (or 28th) SCK falling edge, or
when CNV goes high (whichever occurs first), SDO returns to
high impedance.
If CFG readback is enabled, the CFG register associated with the
conversion result is read back MSB first following the LSB of the
conversion result. A total of 28 SCK falling edges is required to
return SDO to high impedance if this is enabled.
MISO
MOSI
SCK
SS
CNV
FOR SPI USE CPHA = 0, CPOL = 0.
SCK
SDO
DIN
AD7949
DIGITAL HOST
07351-
039
Figure 39. Connection Diagram for the AD7949 Without a Busy Indicator
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1676855-2 | CAP CER 0.56PF 100V 5% NP0 0603 |
| 1676855-1 | CAP CER 0.47PF 100V 5% NP0 0603 |
| 1676853-4 | CAP CER 0.82PF 25V 5% NP0 0603 |
| 1676853-3 | CAP CER 0.68PF 25V 5% NP0 0603 |
| VI-2NZ-MX-B1 | CONVERTER MOD DC/DC 2V 30W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7949BCPZ | 制造商:Analog Devices 功能描述:IC ADC 14BIT 250KSPS LFCSP-20 |
| AD7949BCPZRL7 | 功能描述:IC ADC 14BIT 250KSPS 8CH 20LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7949SCPZ-EP-R2 | 功能描述:14 Bit Analog to Digital Converter 8 Input 1 SAR 20-LFCSP-WQ (4x4) 制造商:analog devices inc. 系列:PulSAR? 包裝:剪切帶（CT） 零件狀態(tài):有效 位數(shù):14 采樣率（每秒）:256k 輸入數(shù):8 輸入類型:差分，單端 數(shù)據(jù)接口:SPI，DSP 配置:MUX-ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):SAR 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.3 V ~ 5.5 V 電壓 - 電源，數(shù)字:2.3 V ~ 5.5 V 特性:溫度傳感器 工作溫度:-55°C ~ 125°C 封裝/外殼:20-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:20-LFCSP-WQ（4x4） 標(biāo)準(zhǔn)包裝:1 |
| AD7949SCPZ-EP-RL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 14-bit Serial 20-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:8 CH 250KSPS 14BIT ADC IC - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT 8CH 250KSPS 20LFCSP 制造商:Analog Devices 功能描述:Analog to Digital Converters - ADC 14-Bit 8CH 250 kSPS 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| AD795 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Low Noise Precision FET Op Amp |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。