- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨�(m菐i)璩�(m脿i)IC缍�(w菐ng) > PDF鐩寗10251 > AD7946BRMZRL7 (Analog Devices Inc)IC ADC 14BIT 500KSPS 10-MSOP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉(h脿o)锛� | AD7946BRMZRL7 |
| 寤�(ch菐ng)鍟嗭細 | Analog Devices Inc |
| 鏂囦欢闋�(y猫)鏁�(sh霉)锛� | 20/24闋�(y猫) |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC ADC 14BIT 500KSPS 10-MSOP |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 1,000 |
| 绯诲垪锛� | PulSAR® |
| 浣嶆暩(sh霉)锛� | 14 |
| 閲囨ǎ鐜囷紙姣忕锛夛細 | 500k |
| 鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� | DSP锛孧ICROWIRE?锛孮SPI?锛屼覆琛�锛孲PI? |
| 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 | 1 |
| 鍔熺巼鑰楁暎锛堟渶澶э級锛� | 19mW |
| 闆诲闆绘簮锛� | 鍠浕婧� |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 瀹夎椤�(l猫i)鍨嬶細 | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 10-TFSOP锛�10-MSOP锛�0.118"锛�3.00mm 瀵級 |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 10-MSOP |
| 鍖呰锛� | 甯跺嵎 (TR) |
| 杓稿叆鏁�(sh霉)鐩拰椤�(l猫i)鍨嬶細 | 1 鍊�(g猫)鍋藉樊鍒�锛屽柈妤� |
| 閰嶇敤锛� | EVAL-AD7946CBZ-ND - BOARD EVALUATION FOR AD7946 |
绗�1闋�(y猫)绗�2闋�(y猫)绗�3闋�(y猫)绗�4闋�(y猫)绗�5闋�(y猫)绗�6闋�(y猫)绗�7闋�(y猫)绗�8闋�(y猫)绗�9闋�(y猫)绗�10闋�(y猫)绗�11闋�(y猫)绗�12闋�(y猫)绗�13闋�(y猫)绗�14闋�(y猫)绗�15闋�(y猫)绗�16闋�(y猫)绗�17闋�(y猫)绗�18闋�(y猫)绗�19闋�(y猫)鐣�(d膩ng)鍓嶇20闋�(y猫)绗�21闋�(y猫)绗�22闋�(y猫)绗�23闋�(y猫)绗�24闋�(y猫)
AD7946
Rev. A | Page 5 of 24
TIMING SPECIFICATIONS
TA = 40掳C to +85掳C, VDD = 4.5 V to 5.5 V, VIO = 2.3 V to 5.5 V or VDD + 0.3 V, whichever is the lowest, unless otherwise stated.
Table 4.
Parameter
Symbol
Min
Typ
Max
Unit
Conversion Time: CNV Rising Edge to Data Available
tCONV
0.5
1.6
渭s
Acquisition Time
tACQ
400
ns
Time Between Conversions
tCYC
2
渭s
CNV Pulse Width (CS Mode)
tCNVH
10
ns
SCK Period (CS Mode)
tSCK
15
ns
SCK Period (Chain Mode)
tSCK
VIO Above 4.5 V
17
ns
VIO Above 3 V
18
ns
VIO Above 2.7 V
19
ns
VIO Above 2.3 V
20
ns
SCK Low Time
tSCKL
7
ns
SCK High Time
tSCKH
7
ns
SCK Falling Edge to Data Remains Valid
tHSDO
5
ns
SCK Falling Edge to Data Valid Delay
tDSDO
VIO Above 4.5 V
14
ns
VIO Above 3 V
15
ns
VIO Above 2.7 V
16
ns
VIO Above 2.3 V
17
ns
CNV or SDI Low to SDO D15 MSB Valid (CS Mode)
tEN
VIO Above 4.5 V
15
ns
VIO Above 2.7 V
18
ns
VIO Above 2.3 V
22
ns
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)
tDIS
25
ns
SDI Valid Setup Time from CNV Rising Edge (CS Mode)
tSSDICNV
15
ns
SDI Valid Hold Time from CNV Rising Edge (CS Mode)
tHSDICNV
0
ns
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)
tSSCKCNV
5
ns
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)
tHSCKCNV
5
ns
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)
tSSDISCK
3
ns
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)
tHSDISCK
4
ns
SDI High to SDO High (Chain Mode with Busy Indicator)
tDSDOSDI
VIO Above 4.5 V
15
ns
VIO Above 2.3 V
26
ns
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| MS27497E16B26P | CONN RCPT 26POS WALL MNT W/PINS |
| VE-25D-MY | CONVERTER MOD DC/DC 85V 50W |
| VE-25D-IU-S | CONVERTER MOD DC/DC 85V 200W |
| VE-25B-MY | CONVERTER MOD DC/DC 95V 50W |
| VE-25B-IU-S | CONVERTER MOD DC/DC 95V 200W |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| AD7947 | 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū(ch膿ng):Analog Devices 鍔熻兘鎻忚堪:3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23 |
| AD7947BCP | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:ADC SGL SAR 500KSPS 14BIT SERL 10LFCSP - Bulk |
| AD7948 | 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū(ch膿ng):Analog Devices 鍔熻兘鎻忚堪:+3.3 V/+5 V Multiplying 12-Bit DACs |
| AD7948AN-B | 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪:BYTE 12-B IOUT DAC IC - Bulk 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪: |
| AD7948ANZ-B | 鍔熻兘鎻忚堪:IC DAC 12BIT MULT PARALL 20DIP RoHS:鏄� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:2,400 绯诲垪:- 瑷�(sh猫)缃檪(sh铆)闁�:- 浣嶆暩(sh霉):18 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:3 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 鍔熺巼鑰楁暎锛堟渶澶э級:- 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 灏佽/澶栨:36-TFBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:36-TFBGA 鍖呰:甯跺嵎 (TR) 杓稿嚭鏁�(sh霉)鐩拰椤�(l猫i)鍨�:* 閲囨ǎ鐜囷紙姣忕锛�:* |
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�