參數(shù)資料
型號(hào): AD7946BCPZRL
廠商: Analog Devices Inc
文件頁數(shù): 14/24頁
文件大?。?/td> 0K
描述: IC ADC 14BIT 500KSPS 10-LFCSP
標(biāo)準(zhǔn)包裝: 5,000
系列: PulSAR®
位數(shù): 14
采樣率(每秒): 500k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 19mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 10-WFDFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 10-LFCSP-WD(3x3)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個(gè)偽差分,單極
配用: EVAL-AD7946CBZ-ND - BOARD EVALUATION FOR AD7946
AD7946
Rev. A | Page 21 of 24
CHAIN MODE, NO BUSY INDICATOR
This mode can be used to daisy-chain multiple AD7946s on
a 3-wire serial interface. This feature is useful for reducing
component count and wiring connections, for example, in
isolated multiconverter applications or for systems with a
limited interfacing capacity. Data readback is analogous to
clocking a shift register.
A connection diagram example using two AD7946s is shown in
Figure 41, and the corresponding timing is given in Figure 42.
When SDI and CNV are low, SDO is driven low. With SCK low,
a rising edge on CNV initiates a conversion, selects the chain
mode, and disables the BUSY indicator. In this mode, CNV is
held high during the conversion phase and the subsequent data
readback. When the conversion is complete, the MSB is output
onto SDO, and the AD7946 enters the acquisition phase and
powers down. The remaining data bits stored in the internal
shift register are then clocked by subsequent SCK falling edges.
For each ADC, SDI feeds the input of the internal shift register
and is clocked by the SCK falling edge. Each ADC in the chain
outputs its data MSB first, and 14 × N clocks are required to
readback the N ADCs. The data is valid on both SCK edges.
Although the rising edge can be used to capture the data, a
digital host using the SCK falling edge allows a faster reading
rate and consequently more AD7946s in the chain, provided the
digital host has an acceptable hold time. The maximum conver-
sion rate may be reduced due to the total readback time. For
instance, with a 3 ns digital host setup time and 3 V interface,
up to four AD7946s running at a conversion rate of 360 kSPS
can be daisy-chained on a 3-wire port.
CLK
CONVERT
DATA IN
DIGITAL HOST
04656-040
CNV
SCK
SDO
SDI
AD7946
B
CNV
SCK
SDO
SDI
AD7946
A
Figure 41. Chain Mode, No BUSY Indicator Connection Diagram
SDOA = SDIB
DA13
DA12
DA11
SCK
1
2
3
262728
tSSDISCK
tHSDISCK
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV
DA1
12
13
tSCK
tSCKL
tSCKH
DA0
15
16
14
SDIA = 0
SDOB
DB13
DB12
DB11
DA1
DB1DB0DA13
DA12
tHSDO
tDSDO
tSSCKCNV
tHSCKCNV
DA0
04
65
6-
0
41
Figure 42. Chain Mode, No BUSY Indicator Serial Interface Timing
相關(guān)PDF資料
PDF描述
AD7946BRMZRL7 IC ADC 14BIT 500KSPS 10-MSOP
MS27497E16B26P CONN RCPT 26POS WALL MNT W/PINS
VE-25D-MY CONVERTER MOD DC/DC 85V 50W
VE-25D-IU-S CONVERTER MOD DC/DC 85V 200W
VE-25B-MY CONVERTER MOD DC/DC 95V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7946BCPZRL7 功能描述:IC ADC 14BIT 500KSPS 10-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7946BRM 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD7946BRMRL7 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN
AD7946BRM-RL7 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 14-bit Serial 10-Pin MSOP T/R
AD7946BRMZ 功能描述:IC ADC 14BIT 500KSPS SAR 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6