- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1984 > AD7942BRMZ-RL7 (Analog Devices Inc)IC ADC 14BIT 250KSPS 10-MSOP PDF資料下載
參數(shù)資料
| 型號： | AD7942BRMZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 250KSPS 10-MSOP |
| 標準包裝： | 1,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 1.25mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個偽差分，單極 |
| 配用： | EVAL-AD7942CB-ND - BOARD EVALUATION FOR AD7942 |
AD7942
Rev. B | Page 18 of
24
CS Mode 3-Wire with Busy Indicator
This mode is most often used when a single AD7942 is
connected to an SPI-compatible digital host with an interrupt
input. The connection diagram is shown in Figure 32 and the
corresponding timing diagram is shown in Figure 33.
With SDI tied to VIO, a rising edge on CNV initiates a conver-
sion, selects the CS mode, and forces SDO to high impedance.
SDO is maintained in high impedance until the completion of
the conversion irrespective of the state of CNV. Prior to the
minimum conversion time, CNV can be used to select other
SPI devices, such as analog multiplexers. However, CNV must
be returned low before the minimum conversion time and held
low until the maximum conversion time to guarantee the
generation of the busy signal indicator. When the conversion
is complete, SDO goes from high impedance to low impedance.
With a pull-up on the SDO line, this transition can be used as
an interrupt signal to initiate the data reading controlled by the
digital host. The AD7942 then enters the acquisition phase and
powers down. The data bits are then clocked out, MSB first, by
subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge can be used to capture the data,
a digital host also using the SCK falling edge allows a faster
reading rate provided it has an acceptable hold time. After
the optional 15th SCK falling edge or when CNV goes high,
whichever is earlier, SDO returns to high impedance.
CNV
SCK
SDO
SDI
DATA IN
IRQ
CLK
CONVERT
VIO
DIGITAL HOST
AD7942
04
65
7-
0
32
47k
Figure 32. CS Mode 3-Wire with Busy Indicator
Connection Diagram (SDI High)
SDO
D13
D12
D1
D0
tDIS
SCK
12
3
13
14
15
tSCK
tSCKL
tSCKH
tHSDO
tDSDO
CNV
CONVERSION
ACQUISITION
tCONV
tCYC
tCNVH
tACQ
ACQUISITION
SDI = 1
04
65
7-
0
3
Figure 33. CS Mode 3-Wire with Busy Indicator, Serial Interface Timing (SDI High)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7944BCPZ | IC ADC 14BIT 2.5MSPS 20LFCSP |
| AD7946BCPZRL7 | IC ADC 14BIT 500KSPS 10-LFCSP |
| AD7948BN | IC DAC 12BIT MULT PARALL 20-DIP |
| AD7949BCPZRL7 | IC ADC 14BIT 250KSPS 8CH 20LFCSP |
| AD7951BSTZRL | IC ADC 14BIT 1MSPS 48-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7942BRMZ-RL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR, Pseudo Differential ADC in MSOP/QFN |
| AD7943 | 制造商:AD 制造商全稱:Analog Devices 功能描述:+3.3 V/+5 V Multiplying 12-Bit DACs |
| AD7943AN-B | 制造商:Rochester Electronics LLC 功能描述:SERIAL 12-BIT IOUT DAC-IC - Bulk |
| AD7943ANZ-B | 功能描述:IC DAC 12BIT MULT SRL 16DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD7943ARSB | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。