Sample tested at initial release to ensure compliance. All input signals are spec" />
參數(shù)資料
型號(hào): AD7940BRM
廠商: Analog Devices Inc
文件頁(yè)數(shù): 16/20頁(yè)
文件大小: 0K
描述: IC ADC 14BIT UNIPOLAR 8-MSOP
標(biāo)準(zhǔn)包裝: 50
位數(shù): 14
采樣率(每秒): 100k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 26.4mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 8-TSSOP,8-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 8-MSOP
包裝: 管件
輸入數(shù)目和類型: 1 個(gè)單端,單極
配用: EVAL-AD7940CBZ-ND - BOARD EVALUATION AD7940
AD7940-DBRD-ND - BOARD EVAL FOR AD7940 STAMP SPI
AD7940
Rev. A | Page 5 of 20
TIMING SPECIFICATIONS
Sample tested at initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from
a voltage level of 1.6 V.
VDD = 2.50 V to 5.5 V; TA = TMIN to TMAX, unless otherwise noted.
Table 3.
Limit at T
MIN, TMAX
Parameter
3 V
5 V
Unit
Description
f
SCLK
250
kHz min
2.5
MHz max
t
CONVERT
16 × t
SCLK
16 × t
SCLK
min
t
QUIET
50
ns min
Minimum quiet time required between bus relinquish and start of
next conversion
t
1
10
ns min
Minimum CS pulse width
t
2
10
ns min
CS to SCLK setup time
t
3
48
35
ns max
Delay from CS until SDATA three-state disabled
t
4
2
120
80
ns max
Data access time after SCLK falling edge
t
5
0.4 t
SCLK
0.4 t
SCLK
ns min
SCLK low pulse width
t
6
0.4 t
SCLK
0.4 t
SCLK
ns min
SCLK high pulse width
t
7
10
ns min
SCLK to data valid hold time
t
8
45
35
ns max
SCLK falling edge to SDATA high impedance
t
POWER-UP
1
s typ
Power up time from full power-down
1 Mark/space ratio for the SCLK input is 40/60 to 60/40.
2 Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 2.0 V.
3 t
8 is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
03305-0-002
200
A
IOL
200
A
IOH
1.6V
TO OUTPUT
PIN
CL
50pF
Figure 2. Load Circuit for Digital Output Timing Specification
相關(guān)PDF資料
PDF描述
AD7942BRMZ-RL7 IC ADC 14BIT 250KSPS 10-MSOP
AD7944BCPZ IC ADC 14BIT 2.5MSPS 20LFCSP
AD7946BCPZRL7 IC ADC 14BIT 500KSPS 10-LFCSP
AD7948BN IC DAC 12BIT MULT PARALL 20-DIP
AD7949BCPZRL7 IC ADC 14BIT 250KSPS 8CH 20LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7940BRM-REEL7 功能描述:IC ADC 14BIT UNIPOLAR 8-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7940BRMZ 功能描述:IC ADC 14BIT UNIPOLAR 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7940BRMZ-REEL7 功能描述:IC ADC 14BIT 100KSPS 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7940-DBRD 功能描述:BOARD EVAL FOR AD7940 STAMP SPI RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
AD7942 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, +/-0.65 LSB INL, 500 kSPS PulSAR Differential ADC in MSOP/QFN