- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11786 > AD7869JNZ (Analog Devices Inc)IC I/O PORT 14BIT ANLG 24DIP PDF資料下載
參數(shù)資料
| 型號： | AD7869JNZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC I/O PORT 14BIT ANLG 24DIP |
| 標準包裝： | 1 |
| 應(yīng)用： | 模擬 I/O |
| 接口： | TTL/CMOS |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 封裝/外殼： | 24-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 24-PDIP |
| 包裝： | 管件 |
| 安裝類型： | 通孔 |
AD7869
–8–
TIMING AND CONTROL
Communication with the AD7869 is managed by six dedicated
pins. These consist of separate serial clocks, word framing or
strobe pulses, and data signals for both receiving and transmit-
ting data. Conversion starts and DAC updating are controlled
by two digital inputs,
CONVST and LDAC. These inputs can
be asserted independently of the microprocessor by an external
timer when precise sampling intervals are required. Alterna-
tively, the
LDAC and CONVST can be driven from a decoded
address bus, allowing the microprocessor control over conver-
sion start and DAC updating as well as data communication to
the AD7869.
ADC Timing
Conversion control is provided by the
CONVST input. A low to
high transition on
CONVST input starts conversion and drives
the track/hold amplifier into its hold mode. Serial data then be-
comes available while conversion is in progress. The corre-
sponding timing diagram is shown in Figure 7. The word length
is 16 bits, two leading zeros followed by the 14-bit conversion
result starting with the MSB. The data is synchronized to the
serial clock output (RCLK) and is framed by the serial strobe
(
RFS). Data is clocked out on a low to high transition of the se-
rial clock and is valid on the falling edge of this clock while the
RFS output is low. RFS goes low at the start of conversion, and
the first serial data bit (which is the first leading zero) is valid on
the first falling edge of RCLK. All the ADC serial lines are
open-drain outputs and require external pull-up resistors.
t1
t13
t3
t2
t4
t6
t5
CONVST
RFS
1
RCLK
2,3
DR
1
DB13 DB12 DB11
DB1
DB0
CONVERSION TIME
Figure 7. ADC Control Timing Diagram
The serial clock out is derived from the ADC master clock
source, which may be internal or external. Normally, RCLK is
required during the serial transmission only. In these cases, it
can be shut down (i.e., placed into three-state) at the end of
conversion to allow multiple ADCs to share a common serial
bus. However, some serial systems (e.g., TMS32020) require a
serial clock that runs continuously. Both options are available
on the AD7869 ADC. With the CONTROL input at 0 V,
RCLK is noncontinuous; when it is at –5 V, RCLK is
continuous.
DAC TIMING
The AD7869 DAC contains two latches, an input latch and a
DAC latch. Data must be loaded to the input latch under the
control of the TCLK,
TFS and DT serial logic inputs. Data is
then transferred from the input latch to the DAC latch under
the control of the
LDAC signal. Only the data in the DAC latch
determines the analog output of the AD7869.
Data is loaded to the input latch under control of TCLK,
TFS
and DT. The AD7869 DAC expects a 16-bit stream of serial
data on its DT input. Data must be valid on the falling edge of
TCLK. The
TFS input provides the frame synchronization sig-
nal, which tells the AD7869 DAC that valid serial data will be
available for the next 16 falling edges of TCLK. Figure 8 shows
the timing diagram for the serial data format.
DB13 DB12 DB11 DB10
DB1
DB0
t7
t8
t9
t10
t11
TFS
TCLK
DT
DON'T
CARE
DON'T
CARE
Figure 8. DAC Control Timing Diagram
Although 16 bits of data are clocked into the input latch, only
14 bits are transferred into the DAC latch. Therefore, two bits
in the stream are don’t cares since their value does not affect the
DAC latch data. The bit positions are two don’t cares, followed
by the 14-bit DAC data starting with the MSB.
The
LDAC signal controls the transfer of data to the DAC
latch. Normally, data is loaded to the DAC latch on the falling
edge of
LDAC. However, if LDAC is held low, then serial data
is loaded to the DAC latch on the sixteenth falling edge of
TCLK. If
LDAC goes low during the loading of serial data to
the input latch, no DAC latch update takes place on the falling
edge of
LDAC. If LDAC stays low until the serial transfer is
completed, the update takes place on the sixteenth falling edge
of TCLK. If
LDAC returns high before the serial data transfer
is completed, no DAC latch update takes place.
REV. B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6641BCPZ-500 | IC IF RCVR 11BIT 200MSPS 56LFCSP |
| VI-JTJ-IW-F3 | CONVERTER MOD DC/DC 36V 100W |
| VI-JTJ-IW-F2 | CONVERTER MOD DC/DC 36V 100W |
| 1604037-4 | CONN HOUSING POWER 2POLE BATTERY |
| VI-JTH-IW-F4 | CONVERTER MOD DC/DC 52V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7869JQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD7869JR | 制造商:Analog Devices 功能描述:Data Acquisition System Single ADC Single DAC 14-Bit 28-Pin SOIC W 制造商:Analog Devices 功能描述:DATA ACQ SYS SGL ADC SGL DAC 14BIT 28SOIC W - Rail/Tube |
| AD7869JRZ | 功能描述:IC I/O PORT 14BIT ANLG 28SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標準包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD7870 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs |
| AD7870A | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。