configuration. The V
參數(shù)資料
型號(hào): AD7841ASZ-REEL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 12/13頁(yè)
文件大小: 0K
描述: IC DAC 14BIT OCTAL VOUT 44-MQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 800
設(shè)置時(shí)間: 31µs
位數(shù): 14
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 8
電壓電源: 模擬和數(shù)字,雙 ±
功率耗散(最大): 303mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 44-QFP
供應(yīng)商設(shè)備封裝: 44-MQFP(10x10)
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 8 電壓,單極;8 電壓,雙極
采樣率(每秒): 32k
配用: EVAL-AD7841EBZ-ND - BOARD EVAL FOR AD7841
AD7841
–8–
Unipolar Configuration
Figure 2 shows the AD7841 in the unipolar binary circuit
configuration. The VREF(+) input of the DAC is driven by the
AD586, a 5 V reference. VREF(–) is tied to ground. Table II
gives the code table for unipolar operation of the AD7841.
Other suitable references include the REF02, a precision 5 V
reference, and the REF195, a low dropout, micropower preci-
sion 5 V reference.
AD7841*
VDD
VCC
VREF(+)
VOUT
DUTGND
GND
VSS
VREF(–)
SIGNAL
GND
–15V
VOUT
(0 TO +10V)
+5V
+15V
AD586
R1
10k
2
6
5
4
8
C1
1 F
SIGNAL
GND
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 2. Unipolar 10 V Operation
Offset and gain may be adjusted in Figure 2 as follows: To
adjust offset, disconnect the VREF(–) input from 0 V, load the
DAC with all 0s and adjust the VREF(–) voltage until VOUT = 0 V.
For gain adjustment, the AD7841 should be loaded with all 1s
and R1 adjusted until VOUT = 2 VREF(+) – 1 LSB = 10 V(16383/
16384) = 9.99939 V.
Many circuits will not require these offset and gain adjustments.
In these circuits R1 can be omitted. Pin 5 of the AD586 may be
left open circuit and Pin 2 (VREF(–)) of the AD7841 tied to 0 V.
Table II. Code Table for Unipolar Operation
Binary Number in DAC Register
Analog Output
MSB
LSB
(VOUT)
11
1111
2 VREF (16383/16384) V
10
0000
2 VREF (8192/16384) V
01
1111
2 VREF (8191/16384) V
00
0000
0001
2 VREF (1/16384) V
00
0000
0 V
NOTES
V= VREF(+); VREF(–) = 0 V for unipolar operation.
For VREF(+) = 5 V, 1 LSB = 10 V/2
14 = 10 V/16384 = 610
V.
Bipolar Configuration
Figure 3 shows the AD7841 set up for
± 10 V operation. The
AD588 provides precision
±5 V tracking outputs that are fed to
the VREF(+) and VREF(–) inputs of the AD7841. The code table
for bipolar operation of the AD7841 is shown in Table III.
In Figure 3, full-scale and bipolar zero adjustments are provided
by varying the gain and balance on the AD588. R2 varies the
gain on the AD588 while R3 adjusts the offset of both the +5 V
and –5 V outputs together with respect to ground.
For bipolar-zero adjustment, the DAC is loaded with
1000... 0000 and R3 is adjusted until VOUT = 0 V. Full scale
is adjusted by loading the DAC with all 1s and adjusting R2
until VOUT = 10(8191/8192) V = 9.99878 V.
When bipolar-zero and full-scale adjustment are not needed, R2
and R3 can be omitted. Pin 12 on the AD588 should be con-
nected to Pin 11 and Pin 5 should be left floating.
AD7841*
VDD
VCC
VREF(+)
VOUT
DUTGND
GND
VSS
VREF(–)
SIGNAL
GND
–15V
VOUT
(–10V TO +10V)
+5V
+15V
*ADDITIONAL PINS OMITTED FOR CLARITY
R1
39k
C1
1 F
R2
100k
R3
100k
AD588
46
2
3
1
14
15
16
7
9
5
10
11
12
8 13
Figure 3. Bipolar
±10 V Operation
Table III. Code Table for Bipolar Operation
Binary Number in DAC
Register
Analog Output
MSB
LSB
(VOUT)
11
1111 1111
1111
2[VREF(–) + VREF (16383/16384)] V
10
0000 0000
0001
2[VREF(–) + VREF (8193/16384)] V
10
0000 0000
0000
2[VREF(–) + VREF (8192/16384)] V
01
1111 1111
1111
2[VREF(–) + VREF (8191/16384)] V
00
0000 0000
0001
2[VREF(–) + VREF (1/16384)] V
00
0000 0000
0000
2[VREF(–)] V
NOTES
VREF = (VREF(+) – VREF(–)).
For VREF(+) = +5 V, and VREF(–) = –5 V, VREF = 10 V, 1 LSB = 2 VREF V/2
14 =
20 V/16384 = 1.22 mV.
CONTROLLED POWER-ON OF THE OUTPUT STAGE
A block diagram of the output stage of the AD7841 is shown in
Figure 4. It is capable of driving a load of 5 k
in parallel with
50 pF. G1 to G6 are transmission gates used to control the
power on voltage present at VOUT. On power up G1 and G2 are
also used in conjunction with the
CLR input to set V
OUT to the
user defined voltage present at the DUTGND pin. When
CLR
is taken back high, the DAC outputs reflect the data in the
DAC registers.
G1
G2
G4
G3
G6
G5
DUTGND
VOUT
R
R = 60k
14k
DAC
Figure 4. Block Diagram of AD7841 Output Stage
REV. B
相關(guān)PDF資料
PDF描述
VE-J1X-MZ-B1 CONVERTER MINIMOD DC/DC 5.2V 25W
VI-BNR-MU-S CONVERTER MOD DC/DC 7.5V 200W
MAX4090EXT+T IC VIDEO BUFFER 6DB SC70-6
MAX9509ATA+T IC AMP VIDEO FILTER 8-TDFN
VE-BWP-MX-S CONVERTER MOD DC/DC 13.8V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7841BS 制造商:Analog Devices 功能描述:DAC 8-CH R-2R 14-bit 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:OCTAL 14 BIT HIGH VOLTAGE IC - Bulk 制造商:Analog Devices 功能描述:Digital-Analog Converter IC Interface Ty
AD7841BS-REEL 制造商:Analog Devices 功能描述:DAC 8-CH R-2R 14-bit 44-Pin MQFP T/R 制造商:Analog Devices 功能描述:DAC 8CH R-2R 14BIT 44MQFP - Tape and Reel
AD7841BSZ 功能描述:IC DAC 14BIT OCTAL V-OUT 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
AD7841BSZ 制造商:Analog Devices 功能描述:IC 14-BIT DAC
AD7841BSZ-REEL 功能描述:IC DAC 14BIT OCTAL VOUT 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*