- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10787 > AD7835APZ-REEL (Analog Devices Inc)IC DAC 14BIT QUAD PARALL 44PLCC PDF資料下載
參數(shù)資料
| 型號： | AD7835APZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/28頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 14BIT QUAD PARALL 44PLCC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 設(shè)置時(shí)間： | 10µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 功率耗散（最大）： | 465mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 100k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7834/AD7835
Rev. D | Page 23 of 28
APPLICATIONS INFORMATION
Figure 34 shows a 5-channel isolated interface to the AD7834.
Multiple devices are connected to the outputs of the opto-coupler
and controlled as for serial interfacing. To reduce the number of
opto-isolators, the
SERIAL INTERFACE TO MULTIPLE AD7834S
Figure 33 shows how the package address pins of the AD7834
are used to address multiple AD7834s. This figure shows only
10 devices, but up to 32 AD7834s can each be assigned a unique
address by hardwiring each of the package address pins to VCC
or DGND. Normal operation of the device occurs when
PAEN line doesn’t need to be controlled if it
is not used. If the PAEN line is not controlled by the microcon-
troller, it should be tied low at each device. If simultaneous updat-
ing of the DACs is not required, the
PAEN
is low. When serial data is being written to the AD7834s, only
the device with the same package address as the package address
contained in the serial data accepts data into the input registers.
Conversely, if
LDAC pin on each part can
be tied permanently low and another opto-isolator is not needed.
MICROCONTROLLER
CONTROL OUT
SYNC OUT
SERIAL CLOCK OUT
SERIAL DATA OUT
OPTO-COUPLER
VCC
TO PAENs
TO LDACs
TO FSYNCs
TO SCLKs
TO DINs
01
00
6-
03
4
PAEN is high, the package address is ignored, and
the data is loaded into the same channel on each package.
The primary limitation with multiple packages is the output
update rate. For example, if an output update rate of 10 kHz is
required, 100 μs are available to load all DACs. Assuming a
serial clock frequency of 10 MHz, it takes 2.5 μs to load data to
one DAC. Thus, 40 DACs or 10 packages can be updated in this
time. As the update rate requirement decreases, the number of
possible packages increases.
1ADDITIONAL PINS OMITTED FOR CLARITY
AD78341
DEVICE 0
PAEN
LDAC
FSYNC
SCLK
DIN
PA0
PA1
PA2
PA3
PA4
VCC
MICROCONTROLLER
CONTROL OUT
SYNC OUT
SERIAL CLOCK OUT
SERIAL DATA OUT
AD78341
DEVICE 1
PAEN
LDAC
FSYNC
SCLK
DIN
PA0
PA1
PA2
PA3
PA4
AD78341
DEVICE 9
PAEN
LDAC
FSYNC
SCLK
DIN
PA0
PA1
PA2
PA3
PA4
01
00
6-
03
3
Figure 34. Opto-Isolated Interface
AUTOMATED TEST EQUIPMENT
The AD7834/AD7835 are particularly suited for use in an
automated test environment. Figure 35 shows the AD7835
providing the necessary voltages for the pin driver and the
window comparator in a typical ATE pin electronics configur-
ation. Two AD588s are used to provide reference voltages for
the AD7835. In the configuration shown, the AD588s are
configured so that the voltage at Pin 1 is 5 V greater than the
voltage at Pin 9 and the voltage at Pin 15 is 5 V less than the
voltage at Pin 9.
One
is used as a reference for DAC 1 and DAC 2. These
DACs are used to provide high and low levels for the pin driver.
The pin driver can have an associated offset. This can be nulled
by applying an offset voltage to Pin 9 of the AD588. First, the
code 1000 . . . 0000 is loaded into the DAC 1 latch, and the pin
driver output is set to the DAC 1 output. The VOFFSET voltage is
adjusted until 0 V appears between the pin driver output and
DUT GND. This causes both VREF(+)A and VREF()A to be off-
set with respect to AGND by an amount equal to VOFFSET.
However, the output of the pin driver varies from 5 V to +5 V
with respect to DUT GND as the DAC input code varies from
000 . . . 000 to 111 . . . 111. The VOFFSET voltage is also applied to
the DSGA pin. When a clear is performed on the AD7835, the
output of the pin driver is 0 V with respect to DUT GND.
Figure 33. Serial Interface to Multiple AD7834s
OPTO-ISOLATED INTERFACE
In many process control applications, it is necessary to provide
an isolation barrier between the controller and the unit being
controlled. Opto-isolators can provide voltage isolation in
excess of 3 kV. The serial loading structure of the AD7834
makes it ideal for opto-isolated interfaces because the number
of interface lines is kept to a minimum.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1454LIS#TRPBF | IC D/A CONV 12BIT R-R DUAL16SOIC |
| VI-BNR-MX-F2 | CONVERTER MOD DC/DC 7.5V 75W |
| VI-25X-IW-S | CONVERTER MOD DC/DC 5.2V 100W |
| VI-250-IW-S | CONVERTER MOD DC/DC 5V 100W |
| VI-24P-CU-F4 | CONVERTER MOD DC/DC 13.8V 200W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7835AS | 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 14-bit 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:QUAD 14-BIT PARALLEL DAC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 14-BIT DAC |
| AD7835AS-REEL | 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 14-bit 44-Pin MQFP T/R |
| AD7835ASZ | 功能描述:IC DAC 14BIT QUAD PARA 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD7835ASZ | 制造商:Analog Devices 功能描述:IC 14-BIT DAC |
| AD7835ASZ-REEL | 功能描述:IC DAC 14BIT QUAD PARA 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。