VDD 2.7 V min F" />
參數(shù)資料
型號(hào): AD7811YNZ
廠商: Analog Devices Inc
文件頁數(shù): 18/24頁
文件大?。?/td> 0K
描述: IC ADC 10BIT 4CHAN SRL 16DIP
標(biāo)準(zhǔn)包裝: 25
位數(shù): 10
采樣率(每秒): 350k
數(shù)據(jù)接口: DSP,串行
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 10.5mW
電壓電源: 單電源
工作溫度: -40°C ~ 105°C
安裝類型: 通孔
封裝/外殼: 16-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 16-PDIP
包裝: 管件
輸入數(shù)目和類型: 4 個(gè)單端,單極;3 個(gè)偽差分,單極
–3–
REV.
C
AD7811/AD7812
Parameter
Y Version
Unit
Test Conditions/Comments
POWER SUPPLY
VDD
2.7
V min
For Specified Performance
5.5
V max
IDD
Digital Inputs = 0 V or VDD
Normal Operation
3.5
mA max
Power-Down
Full Power-Down
1
A max
Partial Power-Down (Internal Ref)
350
A max
Power Dissipation
VDD = 3 V
Normal Operation
10.5
mW max
Auto Full Power-Down
Throughput 1 kSPS
31.5
W max
Throughput 10 kSPS
315
W max
Throughput 100 kSPS
3.15
mW max
Partial Power-Down (Internal Ref)
1.05
mW max
Full Power-Down
3
W max
NOTES
1See Terminology.
2Sample tested during initial release and after any redesign or process change that may affect this parameter.
Specifications subject to change without notice.
Parameter
Y Version
Unit
Conditions/Comments
t
POWER-UP
1.5
s (max)
Power-Up Time of AD7811/AD7812 after Rising Edge of
CONVST
t
1
2.3
s (max)
Conversion Time
t
2
20
ns (min)
CONVST Pulsewidth
t
3
25
ns (min)
SCLK High Pulsewidth
t
4
25
ns (min)
SCLK Low Pulsewidth
t
5
ns (min)
RFS Rising Edge to SCLK Rising Edge Setup Time
t
6
5
ns (min)
TFS Falling Edge to SCLK Falling Edge Setup Time
t
7
10
ns (max)
SCLK Rising Edge to Data Out Valid
t
8
10
ns (min)
DIN Data Valid to SCLK Falling Edge Setup Time
t
9
5
ns (min)
DIN Data Valid after SCLK Falling Edge Hold Time
t
10
20
ns (max)
SCLK Rising Edge to DOUT High Impedance
t
11
100
ns (min)
DOUT High Impedance to
CONVST Falling Edge
NOTES
1Sample tested to ensure compliance.
3These numbers are measured with the load circuit of Figure 1. They are defined as the time required for the o/p to cross 0.8 V or 2.4 V for V
DD = 5 V
± 10% and
0.4 V or 2 V for VDD = 3 V
± 10%.
4Derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back
to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t 11, quoted in the Timing Characteristics is the true bus relinquish
time of the part and as such is independent of external bus loading capacitances.
Specifications subject to change without notice.
(VDD = 2.7 V to 5.5 V, VREF = VDD [EXT] unless otherwise noted)
2.1V
200 A
CL
50pF
IOH
TO
OUTPUT
PIN
IOL
200 A
Figure 1. Load Circuit for Digital Output Timing Specifications
相關(guān)PDF資料
PDF描述
VI-2TJ-IW-F3 CONVERTER MOD DC/DC 36V 100W
VE-J42-MW-F4 CONVERTER MOD DC/DC 15V 100W
AD7887ARZ IC ADC 12BIT SRL 125KSPS 8SOIC
VE-J42-MW-F3 CONVERTER MOD DC/DC 15V 100W
AD7811YRZ IC ADC 10BIT 4-CH 2.7V 16-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7811YR 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 16-Pin SOIC N 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC
AD7811YR-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 16-Pin SOIC N T/R
AD7811YR-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 16-Pin SOIC N T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 350KSPS 10-BIT SERL 16SOIC N - Tape and Reel
AD7811YRU 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 16-Pin TSSOP 制造商:Analog Devices 功能描述:ADC SGL SAR 350KSPS 10-BIT SERL 16TSSOP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:4 CH. 10-BIT ADC I.C. - Bulk
AD7811YRU-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 16-Pin TSSOP T/R