- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375239 > AD7811YN (ANALOG DEVICES INC) +2.7 V to +5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7811YN |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | +2.7 V to +5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs |
| 中文描述： | 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP16 |
| 封裝： | 0.300 INCH, MINI, PLASTIC, DIP-16 |
| 文件頁數(shù)： | 10/19頁 |
| 文件大?。?/td> | 210K |
| 代理商： | AD7811YN |
AD7811/AD7812
–10–
REV. B
CIRCUIT DESCRIPTION
Converter Operation
The AD7811 and AD7812 are successive approximation analog-
to-digital converters based around a charge redistribution DAC.
The ADCs can convert analog input signals in the range 0 V to
V
DD
. Figures 2 and 3 show simplified schematics of the ADC.
Figure 2 shows the ADC during its acquisition phase. SW2 is
closed and SW1 is in position A, the comparator is held in a
balanced condition and the sampling capacitor acquires the
signal on V
IN
.
V
IN
V
DD
/3
COMPARATOR
CONTROL
LOGIC
CLOCK
OSC
ACQUISITION
PHASE
SW1
A
B
SW2
AGND
SAMPLING
CAPACITOR
CHARGE
REDISTRIBUTION
DAC
Figure 2. ADC Acquisition Phase
When the ADC starts a conversion, see Figure 3, SW2 will
open and SW1 will move to position B causing the comparator
to become unbalanced. The Control Logic and the Charge
Redistribution DAC are used to add and subtract fixed amounts
of charge from the sampling capacitor to bring the comparator
back into a balanced condition. When the comparator is rebal-
anced, the conversion is complete. The Control Logic generates
the ADC output code. Figure 10 shows the ADC transfer
function.
V
IN
V
DD
/3
COMPARATOR
CONTROL
LOGIC
CLOCK
OSC
CONVERSION
PHASE
SW1
A
B
SW2
SAMPLING
CAPACITOR
AGND
CHARGE
REDISTRIBUTION
DAC
Figure 3. ADC Conversion Phase
TYPICAL CONNECTION DIAGRAM
Figure 4 shows a typical connection diagram for the AD7811/
AD7812. The AGND and DGND are connected together at
the device for good noise suppression. The serial interface is
implemented using three wires with RFS/TFS connected to
CONVST
see Serial Interface section for more details. V
REF
is
connected to a well decoupled V
DD
pin to provide an analog
input range of 0 V to V
DD
. If the AD7811 or AD7812 is not
sharing a serial bus with another AD7811 or AD7812 then A0
(package address pin) should be hardwired low. The default
power up value of the package address bit in the control register
is 0. For applications where power consumption is of concern,
the automatic power down at the end of a conversion should be
used to improve power performance. See Power-Down Options
section of the data sheet.
SUPPLY
2.7V TO 5.5V
10 F
μC/μP
THREE-WIRE
SERIAL
INTERFACE
10nF
V
REF
DIN
SCLK
CONVST
V
DD
C
REF
V
IN1
AGND
TFS
RFS
DOUT
A0
DGND
0.1 F
V
IN2
V
IN4(8)
AD7811/
AD7812
0V TO
V
INPUT
Figure 4. Typical Connection Diagram
Analog Input
Figure 5 shows an equivalent circuit of the analog input struc-
ture of the AD7811 and AD7812. The two diodes D1 and D2
provide ESD protection for the analog inputs. Care must be
taken to ensure that the analog input signal never exceeds the
supply rails by more than 200 mV. This will cause these diodes
to become forward biased and start conducting current into
the substrate. 20 mA is the maximum current these diodes can
conduct without causing irreversible damage to the part. How-
ever, it is worth noting that a small amount of current (1 mA)
being conducted into the substrate due to an overvoltage on an
unselected channel can cause inaccurate conversions on a
selected channel. The capacitor C2 in Figure 5 is typically about
4 pF and can primarily be attributed to pin capacitance. The
resistor R1 is a lumped component made up of the on resistance
of a multiplexer and a switch. This resistor is typically about
125
. The capacitor C1 is the ADC sampling capacitor and
has a capacitance of 3.5 pF.
CONVERSION PHASE – SWITCH OPEN
TRACK PHASE – SWITCH CLOSED
V
IN
D1
D2
V
DD
/3
C1
3.5pF
R1
125
C2
4pF
V
DD
Figure 5. Equivalent Analog Input Circuit
The analog inputs on the AD7811 and AD7812 can be config-
ured as single ended with respect to analog ground (AGND),
as pseudo differential with respect to a common, and also as
pseudo differential pairs—see Control Register section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7811YR | +2.7 V to +5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs |
| AD7812YN | +2.7 V to +5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs |
| AD7812YR | 12-Bit, 4-Channel Parallel Output Sampling Analog-to-Digital Converter 28-SSOP |
| AD7812YRU | +2.7 V to +5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs |
| AD7811YRU | +2.7 V to +5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7811YNZ | 功能描述:IC ADC 10BIT 4CHAN SRL 16DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7811YR | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 16-Pin SOIC N 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
| AD7811YR-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 16-Pin SOIC N T/R |
| AD7811YR-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 16-Pin SOIC N T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 350KSPS 10-BIT SERL 16SOIC N - Tape and Reel |
| AD7811YRU | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 16-Pin TSSOP 制造商:Analog Devices 功能描述:ADC SGL SAR 350KSPS 10-BIT SERL 16TSSOP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:4 CH. 10-BIT ADC I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。