- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10332 > AD7789BRMZ-REEL (Analog Devices Inc)IC ADC 24BIT SIGMA-DELTA 10MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7789BRMZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT SIGMA-DELTA 10MSOP |
| 標(biāo)準(zhǔn)包裝： | 3,000 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 16.6 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 230µW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)差分，單極；1 個(gè)差分，雙極 |
AD7788/AD7789
Rev. B | Page 6 of 20
TIMING CHARACTERISTICS
VDD = 2.5 V to 5.25 V (AD7788B and AD7789); VDD = 2.7 V to 5.25 V (AD7788A); GND = 0 V; REFIN(+) = 2.5 V; REFIN() = GND;
Input Logic 0 = 0 V; Input Logic 1 = VDD, unless otherwise noted.
Table 4.
Limit at TMIN, TMAX (B Version)
Unit
Description
t3
100
ns min
SCLK high pulse width
t4
100
ns min
SCLK low pulse width
Read Operation
t1
0
ns min
CS falling edge to DOUT/RDY active time
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t23
0
ns min
SCLK active edge to data valid delay4
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
10
ns min
Bus relinquish time after CS inactive edge
80
ns max
t6
0
ns min
SCLK inactive edge to CS inactive edge
t7
10
ns min
SCLK inactive edge to DOUT/RDY high
Write Operation
t8
0
ns min
CS falling edge to SCLK active edge setup time4
t9
30
ns min
Data valid to SCLK edge setup time
t10
25
ns min
Data valid to SCLK edge hold time
t11
0
ns min
CS rising edge to SCLK edge hold time
1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
3 These numbers are measured with the load circuit of, and defined as, the time required for the output to cross the VOL or VOH limits.
4 SCLK active edge is the falling edge of SCLK.
5 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the Timing Characteristics are the true
bus relinquish times of the part and, as such, are independent of external bus loading capacitances.
6
RDY returns high after a read of the ADC. In single-conversion mode and continuous-conversion mode, the same data can be read again, if required, while RDY is high,
although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read
only once.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/26WC98SBLC | CONN HSG PLUG 10POS STRGHT SCKT |
| AD7790BRMZ-REEL | IC ADC 16BIT SIGMA-DELTA 10-MSOP |
| D38999/20FC98BN | CONN HSG RCPT 10POS WALL MT SCKT |
| D38999/26WD19BB | CONN HSG PLUG 19POS STRGHT SCKT |
| MS3106R18-12S | CONN PLUG 6POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD779 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit 128 kSPS Complete Sampling ADC |
| AD7790 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 16-Bit Buffered Sigma-Delta ADC |
| AD779-05A6 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| AD7790B | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 16-Bit Buffered Sigma-Delta ADC |
| AD7790BRM | 功能描述:IC ADC 16BIT BUFFERED LP 10MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。