參數(shù)資料
型號: AD7787BRM
廠商: Analog Devices Inc
文件頁數(shù): 5/20頁
文件大?。?/td> 0K
描述: IC ADC 24BIT LP 2CH SIG 10-MSOP
標準包裝: 50
位數(shù): 24
采樣率(每秒): 120
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 225µW
電壓電源: 單電源
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 10-MSOP
包裝: 管件
輸入數(shù)目和類型: 1 個單端,單極;1 個單端,雙極;1 個差分,單極;1 個差分,雙極
Data Sheet
AD7787
Rev. A | Page 13 of 20
FILTER REGISTER (RS1, RS0 = 1, 0; POWER-ON/RESET = 0×04)
The filter register is an 8-bit register from which data can be read or to which data can be written. This register is used to set the output
word rate. Table 11 outlines the bit designations for the filter register. FR0 through FR7 indicate the bit locations, FR denoting the bits are
in the filter register. FR7 denotes the first bit of the data stream. The number in the parenthesis indicates the power-on/reset default status
of that bit.
FR7
FR6
FR5
FR4
FR3
FR2
FR1
FR0
0 (0)
CDIV1 (0)
CDIV0 (0)
0 (0)
FS2 (1)
FS1 (0)
FS0 (0)
Table 11. Filter Register Bit Designations
Bit
Location
Bit Name
Description
FR7 to
FR6
0
These bits must be programmed with a Logic 0 for correct operation.
FR5 to
FR4
CLKDIV1
to CDIV0
These bits are used to operate the AD7787 in the lower power modes. The clock is internally divided and the
power is reduced. In the low power modes, the update rates will scale with the clock frequency so that dividing
the clock by 2 causes the update rate to be reduced by a factor of 2 also.
00
Normal Mode
01
Clock Divided by 2
10
Clock Divided by 4
11
Clock Divided by 8
FR3
0
This bit must be programmed with a Logic 0 for correct operation.
FR2 to
FR0
FS2 to FS0
These bits set the output word rate of the ADC. The update rate influences the 50 Hz/60 Hz rejection and the
noise. Table 12 shows the allowable update rates when normal power mode is used. In the low power modes, the
update rate is scaled with the clock frequency. For example, if the internal clock is divided by a factor of 2, the
corresponding update rates are divided by 2 also.
Table 12. Update Rates
FS2
FS1
FS0
fADC (Hz)
f3dB (Hz)
RMS Noise (V)
Rejection
0
120
28
40
25 dB @ 60 Hz
0
1
100
24
25
25 dB @ 50 Hz
0
1
0
33.3
8
3.36
0
1
20
4.7
1.6
80 dB @ 60 Hz
1
0
16.6
4
1.5
65 dB @ 50 Hz/60 Hz (Default Setting)
1
0
1
16.7
4
1.5
80 dB @ 50 Hz
1
0
13.3
3.2
1.2
1
9.5
2.3
1.1
67 dB @ 50 Hz/60 Hz
DATA REGISTER (RS1, RS0 = 1, 1; POWER-ON/RESET = 0×000000)
The conversion result from the ADC is stored in this data register. This is a read-only register. On completion of a read operation from
this register, the RDY bit/pin is set.
相關(guān)PDF資料
PDF描述
MS3101F28-3P CONN RCPT 3POS FREE HNG W/PINS
LTC1418CG#TR IC A/D CONV 14BIT SRL&PAR 28SSOP
CS5351-KSZ IC ADC AUD 108DB 204KHZ 24-SOIC
LTC1418CG#TRPBF IC A/D CONV 14BIT SRL&PAR 28SSOP
MS27467E15B18SA CONN PLUG 18POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7787BRM-REEL 功能描述:IC ADC 24BIT LP 2CH SIG 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
AD7787BRMZ 功能描述:IC ADC 24BIT 2CH LP SIG 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
AD7787BRMZ 制造商:Analog Devices 功能描述:IC 24BIT ADC SMD 7787 MSOP10
AD7787BRMZ-RL 功能描述:IC ADC 24BIT 2CH LP SIG 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
AD7788 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 16-/24-Bit Sigma-Delta ADC