VINL
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AD7782BRUZ
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 6/12闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC ADC 24BIT 2CHAN 16TSSOP
妯欐簴鍖呰锛� 96
浣嶆暩(sh霉)锛� 24
閲囨ǎ鐜囷紙姣忕锛夛細 19.79
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� DSP锛孧ICROWIRE?锛孮SPI?锛屼覆琛�锛孲PI?
杞夋彌鍣ㄦ暩(sh霉)鐩細 1
鍔熺巼鑰楁暎锛堟渶澶э級锛� 3.9mW
闆诲闆绘簮锛� 鍠浕婧�
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 16-TSSOP锛�0.173"锛�4.40mm 瀵級
渚涙噳鍟嗚ō鍌欏皝瑁濓細 16-TSSOP
鍖呰锛� 绠′欢
杓稿叆鏁�(sh霉)鐩拰椤炲瀷锛� 2 鍊嬪樊鍒�锛屽柈妤�锛�2 鍊嬪樊鍒�锛岄洐妤�
鈥�3鈥�
AD7782
Parameter
AD7782B
Unit
Test Conditions
LOGIC INPUTS (continued)
XTAL1 Only
2
VINL, Input Low Voltage
0.8
V max
VDD = 5 V
VINH, Input High Voltage
3.5
V min
VDD = 5 V
VINL, Input Low Voltage
0.4
V max
VDD = 3 V
VINH, Input High Voltage
2.5
V min
VDD = 3 V
Input Currents
卤1
A max
VIN = VDD
鈥�70
A max
VIN = GND, Typically 鈥�40
A at 5 V and 鈥�20 A at 3 V
Input Capacitance
10
pF typ
All Digital Inputs
LOGIC OUTPUTS (Excluding XTAL2)
VOH, Output High Voltage
2
VDD 鈥� 0.6
V min
VDD = 3 V, ISOURCE = 100
A
VOL, Output Low Voltage
2
0.4
V max
VDD = 3 V, ISINK = 100
A
VOH, Output High Voltage
2
4V min
VDD = 5 V, ISOURCE = 200
A
VOL, Output Low Voltage
2
0.4
V max
VDD = 5 V, ISINK = 1.6 mA
Floating-State Leakage Current
卤10
A max
Floating-State Output Capacitance
卤10
pF typ
Data Output Coding
Offset Binary
START-UP TIME
From Power-On
300
ms typ
POWER REQUIREMENTS
Power Supply Voltage
VDD 鈥� GND
2.7/3.6
V min/max
VDD = 3 V nom
4.75/5.25
V min/max
VDD = 5 V nom
Power Supply Currents
IDD Current (Normal Mode)
4
1.5
mA max
VDD = 3 V, 1.3 mA typ
1.7
mA max
VDD = 5 V, 1.5 mA typ
IDD (Power-Down Mode, CS = 1)
9
A max
VDD = 3 V, 6
A typ
24
A max
VDD = 5 V, 20
A typ
NOTES
1Temperature Range 鈥�40
掳C to +85掳C.
2Guaranteed by design and/or characterization data on production release.
3When a 28.8 kHz crystal is used, normal mode rejection is improved so that the rejection equals 75 dB at 50
卤 1 Hz and equals 66 dB at 60 卤 1 Hz.
4Normal Mode refers to the case where the ADC is running.
Specifications subject to change without notice.
REV. A
鐩搁棞PDF璩囨枡
PDF鎻忚堪
AD7783BRU IC ADC 24BIT 2CH R-R 16-TSSOP
AD7785BRUZ-REEL IC ADC 20BIT 3CH LN LP 16-TSSOP
AD7787BRMZ IC ADC 24BIT 2CH LP SIG 10MSOP
AD7789BRM IC ADC 24BIT LP 10-MSOP
AD7790BRM IC ADC 16BIT BUFFERED LP 10MSOP
鐩搁棞浠g悊鍟�/鎶€琛撳弮鏁�(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD7782BRUZ-REEL 鍔熻兘鎻忚堪:IC ADC 24BIT 2CHAN 16TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞夋彌鍣� 绯诲垪:- 妯欐簴鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞夋彌鍣ㄦ暩(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳鍟嗚ō鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊嬪柈绔�锛屽柈妤�
AD7782BRUZ-REEL7 鍔熻兘鎻忚堪:IC ADC 24BIT 2CHAN 16TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞夋彌鍣� 绯诲垪:- 妯欐簴鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞夋彌鍣ㄦ暩(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳鍟嗚ō鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊嬪柈绔紝鍠サ
AD7783 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources
AD7783BRU 鍔熻兘鎻忚堪:IC ADC 24BIT 2CH R-R 16-TSSOP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞夋彌鍣� 绯诲垪:- 妯欐簴鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞夋彌鍣ㄦ暩(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳鍟嗚ō鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊嬪柈绔�锛屽柈妤�
AD7783BRU-REEL 鍔熻兘鎻忚堪:IC ADC 24BIT 2CH R-R 16-TSSOP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞夋彌鍣� 绯诲垪:- 妯欐簴鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞夋彌鍣ㄦ暩(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳鍟嗚ō鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊嬪柈绔�锛屽柈妤�